
# EAI-1000

# Micro Processor Controlled ANALOG HYBRID COMPUTER SYSTEMS



REFERENCE AND MAINTENANCE
MANUAL



# **EAI-Electronic Associates Pty. Limited**

48 Atchison Street, St. Leonards, N.S.W., Australia 2065 Telephone: 439 7522 • Telex: 21130 • Cables: 'Paceaus' Sydney P.O. Box 170, Crows Nest 2065

parts listing at the back of this manual and the model and sorial number

EDUCATION SYSTEMS

E A I 1000

REFERENCE MANUAL ONLY

It is the policy of EAT-Plactionic Associates to supply conferent patterned

PRINTED IN AUSTRALIA OCTOBER 1978

WRITTEN BY EAI-ELECTRONIC ASSOCIATES PTY. LIMITED SYDNEY, AUSTRALIA - REPRINTED JULY 1979

Melbourne Office: Suite 1, 182 Albert Road, South Melbourne, Vic. 3205 • Telephone: 699 7100

#### NOTICE

When ordering or enquiring about spare parts and replacement units for your EAI-1000 Computer, we request that you use the following procedure.

- Supply the Drawing Number and Circuit Reference which is listed in the parts listing at the back of this manual and the model and serial number of the computer. Without this information we cannot process your request.
- If the item is a mechanical part or assembly which does not have the above reference, please supply a full description and the model and serial number of the computer.

If possible, include the purchase order or the EAI project number under which the equipment was originally purchased.

Your co-operation in supplying the required information will speed the processing of your requests and aid in assuring that the correct items are supplied.

It is the policy of EAI-Electronic Associates to supply equipment patterned as closely as possible to the requirements of the individual customer. This is accomplished, without incurring the prohibitive costs of custom design, by substituting new components, modifying standard components, etc., wherever necessary to expedite conformance with requirements. As a result, this instruction manual, which has been written to cover standard equipment, may not entirely cover modified equipment. It is felt, however, that a technically qualified person will find the manual a fully adequate guide in understanding, operating, and maintaining the equipment supplied.

EAI-Electronic Associates Pty. Limited reserves the right to make changes in design, or to make additions to or improvements in its product without imposing any obligation upon itself to install them on products previously manufactured.

#### - ii -

# CONTENTS

redmun I

Page No.

to .

| CHAPTER    | 1.0      |                                       |      |
|------------|----------|---------------------------------------|------|
|            | 1.1      | Introduction                          |      |
|            | 1.2      | General Description                   | 1.2  |
| CHAPTER    | 2.0      | OPERATING PROCEDURES                  |      |
|            | 2.1      | Initial Set-up Procedures             | 2.1  |
|            | 2.2      | Operation Instructions                | 2.4  |
|            | annot pi | 2.2.1 Keyboard                        |      |
|            |          | 2.2.2 Mode Speed                      |      |
|            |          | 2.2.3 Display Panel                   |      |
|            |          | 2.2.4 Digital Control                 |      |
|            | 2.3      | Slave Mode                            | 2.11 |
|            | 2.4      | The Trunking System                   | 2.11 |
| dact roods | 2.5      | Trunk Buffers                         | 2.11 |
| -          | 2.6      | External Plotter & CRT Display        | 2.12 |
|            | 2.7      | System Hold                           | 2.12 |
|            | 2.8      | Use of Value Display as DVM           | 2.12 |
|            | 2.9      | Logic Elements                        | 2.13 |
| CHAPTER    | 3.0      | THE ANALOG MODULE                     |      |
|            | 3.1      | Removable Patch Panel                 | 3.1  |
| al customs | 3.2      | Integrators                           | 3.2  |
|            | 3.3      | Summers                               | 3.6  |
|            | 3.4      | Coefficient Potentiometers            | 3.9  |
|            | 3.5      | Analog Switch                         | 3.10 |
|            | 3.6      | Multipliers                           | 3.11 |
|            | 3.7      | Comparators                           | 3.12 |
|            | 3.8      | Nand Gate                             | 3.12 |
|            | 3.9      | D. Flip Flop                          | 3.13 |
| parbasten  | 3.10     | Free Function                         | 3.14 |
|            |          | 3.10.1 Log/Antilog Function Generator |      |
|            |          | 3.10.2 Sin/Cos Function Generator     |      |
|            |          | 3.10.3 Vector Function Generator      |      |
|            |          | 3.10.4 Summer (Free Function)         |      |
|            |          | 3.10.5 Multiplier (Free Function)     |      |
|            |          | Transfer Function Simulation          |      |

# CONTENTS continued

| CHAPTER | 4.0 | DIGITAL LOGIC MODULE                |
|---------|-----|-------------------------------------|
|         | 4.1 | General Description 4.1             |
| ier .   | 4.2 | Block Diagram 4.3                   |
|         | 4.3 | Operating Procedures 4.3            |
|         |     | 4.3.1 Digital Control Panel         |
|         |     | Digital Clock                       |
|         |     | Lamps                               |
|         |     | Switches                            |
|         |     | Monostables                         |
|         |     | Local/Remote Switch                 |
|         |     | Reset Bus                           |
|         | 4.4 | Logic Elements 4.7                  |
|         |     | 4.4.1 NAND/AND                      |
| lane of |     | 4.4.2 D Flip Flop                   |
|         |     | 4.4.3 BCD Counter                   |
|         |     | 4.4.4 Binary Counter                |
|         |     |                                     |
| CHAPTER | 5.0 | CONSTRUCTION                        |
|         | 5.1 | Cabinet Construction 5.1            |
|         | 5.2 | Front Panel Construction 5.1        |
|         | 5.3 | Interpanel Cabling 5.1              |
|         |     |                                     |
| CHAPTER | 6.0 | ANALOG MODULE                       |
|         | 6.1 | Patch Panel - Brief Description 6.1 |
|         | 6.2 | Analog Function Elements 6.4        |
|         |     | 6.2.1 Integrators                   |
|         |     | 6.2.2 Summers 0 - 3                 |
|         |     | 6.2.3 Summers 4 - 5                 |
|         |     | 6.2.4 Analog Switch                 |
|         |     | 6.2.5 Q Potentiometers              |
|         |     | 6.2.6 Comparators                   |
|         |     | 6.2.7 Flip Flops                    |
|         |     | 6.2.8 Power Reference Buffers       |
|         |     | 6.2.9 Overload                      |
|         |     | 6.2.10 Analog Multiplexer           |
|         | 6.3 | Potentiometer Panel 6.18            |
|         |     |                                     |

# CONTENTS continued

|         | 6.4   | Special Functions 6.21                 |
|---------|-------|--|
|         |       | 6.4.1 Free Function Summer             |
|         |       | 6.4.2 Free Function Multiplier         |
|         | DELAA | 6.4.3 Free Function Log Module         |
|         |       | 6.4.4 Free Function Sine/Cosine Module |
|         |       | 6.4.5 Free Function Vector Module      |
| CHAPTER | 7.0   | DISPLAY MODULE                         |
|         | 7.1   | Overload Section 7.2                   |
|         | 7.2   | Display Section 7.2                    |
| CHAPTER | 8.0   | CONTROL MODULE                         |
|         | 8.1   | Control Module Functions 8.1           |
|         | 8.2   | Circuit Description 8.3                |
|         | 5,95% | 8.2.1 Power Supply                     |
|         |       | 8.2.2 Control Board                    |
|         |       | 8.2.3 Microprocessor Card              |
|         |       | 8.2.4 Keyboard                         |
|         |       | 8.2.5 Mode Control                     |
|         |       | 8.2.6 Trunks Multiplexer               |
|         |       | 8.2.7 External Trunk Buffer (Option)   |
| CHAPTER | 9.0   | DIGITAL TRAY                           |
|         | 9.1   | Functional Diagram 9.1                 |
|         | 9.2   | Digital Patch Panel 9.3                |
| CHAPTER | 10.0  | PARTS LISTINGS 10.1                    |
|         |       | Analog Card                            |
|         |       | Potentiometer Panel                    |
|         |       | Patch Panel Analog                     |
|         |       | Control Card                           |
|         |       | Control Front Panel                    |
|         |       | Display Panel                          |
|         |       | Microprocessor Card                    |
|         |       | Digital Panel Control Board            |
|         |       | Digital Main Board                     |
|         |       | Digital Panel Patch Panel              |




FIGURE 1

EAI - 1000 ANALOG COMPUTER

#### CHAPTER 1

#### 1.1 INTRODUCTION

Many problems encountered in scientific, engineering and educational work involve mathematical equations or sets of equations whose solution in most cases is difficult, or practically impossible to obtain by the classical approach to equation solution. The EAI 1000 Analog Computer provides the educationalists with a general purpose computer which permits the rapid solution of linear or non-linear equations.

Although the analog machine is correctly termed a computer, it does not perform its computations by serial calculations as does the desk calculator or digital computer. Instead, it performs the required mathematical operations in a parallel manner on continuous variables. In the EAI 1000, as in most modern analog computers, the continuous variables are electrical voltages. The electronic analog computer makes it possible to build an electrical model of a system, where the voltages on the computer represent the dependent variables of the physical system. Except for a constant of proportionality, or scale factor, each voltage will behave with time in a manner similar to the physical system variable. Thus, if the vertical position of the centre of gravity of an automobile oscillates with time during a disturbance, then the voltage representing the height of the centre of gravity above the surface will also oscillate; if the temperature of the coolant at the exhaust port of a condenser rises exponentially to a steady value, then so will the voltage representing it on the computer.

It can be said that the actual system and the electrical model are analogous in that the variables which demonstrate their characteristics are described by relations which are mathematically equivalent. The actual system has thus been simulated because of the similarity of operation of the electrical model and the physical system. This capability of the analog computer is of great value in performing scientific research of engineering design calculations because it permits an insight into the relationship between the mathematical equations and the response of the physical system. Once the electrical model is completed, well-controlled experiments can be performed quickly, inexpensively, and with great flexibility to predict the behaviour of the primary physical system.

Although the analog computer utilizes electronic components in its operation, it is not essential that the user has an extensive knowledge of electrical circuits. The EAI 1000 is basically a set of mathematical operations on direct voltages and capable of being easily interconnected. By appropriately interconnecting these building blocks, an electrical model is produced in which the voltages at the outputs of the blocks obey the relations given in the mathematical description of a physical problem.

Since the area of interest is frequently in the dynamic behaviour of physical systems, the mathematical equations are usually differential equations having time as the independent variable. In order to solve such equations, the standard components of the computer must perform the following operations; inversion, algebraic summation, integration with respect to time, multiplication and division, and function generation.

The sequence of steps for constructing a dynamic model on an analog computer requires first a mathematical description of the physical system, usually in equation form. From this description, the operator derives the information necessary to set up a computer program for interconnecting the computing components and determines the required initial conditions and forcing functions. The computing components are interconnected with wires called patch cords. The input and output terminations of the computing components are brought out to a patch panel. The physical system is simulated or modelled on the computer by interconnecting the various computing element patch points on the removable patch panel to correspond with the patching diagram. The patch panel is then fitted to the computer and the initial problem parameters are set by adjusting the coefficient potentiometers to their appropriate values.

Once the computing elements have been programmed, adjusted, and energised, the computer is switched into the operate mode. The voltages on the computer change with time in accordance with the equations that govern the physical sys tem variables. The behaviour of the computer model is viewed through an output device such as an X-Y plotter, oscilloscope, strip-chart recorder, or digital voltmeter.

This EAI 1000 Operator's Reference and Maintenance Handbook has been prepared to serve as a working guide to the analog programmer or computer operator. The information contained presupposes a knowledge of the analog computer, its basic principles of operation, and programming procedures. (Instructional information in these areas can be obtained from "Basics of Analog Computer Programming" and Seminar Handbooks by the EAI Education and Training Group). Readers interested in more detailed circuit information are referred to the Maintenance section of the manual.

#### 1.2 GENERAL DESCRIPTION

The EAI 1000 (Figure 1) is a microprocessor controlled general purpose analog computer composed of solid-state computing components. The EAI 1000 is compact in size and is able to operate with stability and precision in a normal office or classroom environment. Reliable, with simplicity in functional design, the EAI 1000 is easy to use and can be a powerful aid to the individual engineer or student in the rapid solution of scientific and engineering problems.

The EAI 1000 is constructed with a modular housing system of two (2) sizes. These modules are fitted together and interconnections between trays are made with standard flat strip cables.

The models included in the basic system are:

Analog Module Containing analog and digital computer elements. Up to three (3) analog modules may be accommodated in any one system.

<u>Display Module</u> Containing all necessary displays for value readout, function addressing and overload.

Control Module

Containing power supplies, microprocessor control system multiplexer, mode control and keyboard. The control module can support up to three (3) analog modules.

#### Expansion Modules are:

<u>Analog Modules</u> As previously described. Two expansion trays can be added to a basic system.

<u>Digital Module</u> Containing additional digital computing elements plus facilities for hybridisation. One digital tray can be fitted to a basic system.

#### Expansion Elements are:

Summer Module

Sin/Cosine Module

Log/Antilog Module

Vector Module

Multiplier Module

Function Relay Module

)

Sin/Cosine Module

)

These elements are optional items housed in any analog tray

Analog tray

Function Relay Module

)

Buffer amplifier – Housed in the control modules. Six amplifiers are provided with patch selectable gain values of ½, unity and 2.

The EAI 1000 utilizes a building block concept, in which individual computing components may be easily interconnected to solve the required equations by forming electronic modules analogous to the system under study. Each building block, either individually or in combination with others, is capable of performing one or more mathematical operations. The computing components in the EAI 1000 are housed on P.C. cards behind removable patch panels.

The analog module, comprising a removable patch panel, potentiometer panel and analog component card contains:

- 4 Integrators
- 6 Summers (including 2 Summer/Stores)
- 2 Multipliers
- 2 Comparators
- 2 Analog Switches
- 10 Grounded Potentiometers
  - 2 Ungrounded Potentiometers
  - 2 Free Function Positions
  - 2 Dual Input AND/NAND Gates
  - 2 D Flip-Flops
- 24 Universal Trunk Lines
  - 1 Free Diode

The Potentiometer or coefficient panel is mounted to the right-hand side of the analog removable patch panel. This unit couples ten (10) grounded potentiometers to the analog panel.

The digital module, comprising a digital removable patch panel, digital control panel and digital component card contains:

- 6 Dual Input and Gates
- 4 Triple Input NAND Gates
- 4 D Flip Flops
- 2 4-Stage Binary Counter
- 2 4-Stage BCD Counter
- 2 Variable Monostables
- 8 Logic Switches
- 8 Logic Lamps
- 24 Universal Trunks
  - 2 Clocks, one fixed frequency, one variable frequency
  - 1 Provision for Hybridisation.


The digital control panel mounted on the right-hand side of the digital removable patch panel provides control of the digital clock, set and reset lines.

The Computing components are interconnected by placing cords between the appropriate input and output terminations. The interconnection of components which are located on different panels should be made by patching the output of one component to one of the universal trunks on the same panel and patching of the other component to the trunk having the same number on the other panel. This patching approach will avoid difficulties when mounting or removing patch panels.

The EAI 1000 is completely tested and calibrated at the time of manufacture and is shipped with all components in place. After performing the preliminary check-out procedure outlined next, the computer is ready for operation.

It should be noted that the low voltage levels used in the EAI 1000 eliminate any shock hazard to the operator when patching components with the computer turned on. Current-limiting circuits protect the reference supplies and amplifier outputs from damage during short-term overloading if they are inadvertently patched to ground or to each other.

ANALOG PATCH PANEL



# CHAPTER 2 OPERATING PROCEDURES

#### 2.1 INITIAL SET UP PROCEDURES

In order to ensure that the equipment will function correctly, it is advisable that the following initial set up procedures be followed before the equipment is switched on.

#### 2.1.1 Rating

Check that the equipment is correctly rated for either 240V, 50Hz or 120V, 60Hz operation. This information is displayed on the rating plate located on the back of the CONTROL tray. Remove the transit cover for access to the rating plate.

#### 2.1.2 Integrator Mode

Check that integrators Nos. 0 and 3 have patch plugs connecting control signals A and  $\overline{A}$  to OP and R buses respectively. Integrators 1 and 2 are connected directly to the master mode control and therefore do not require external mode control.

#### 2.1.3 Integrator Feedback

Check that all integrators have the X1 capacitor connection in the Feedback loop. A single patch plug may be used for this purpose, connecting to the input/output positions indicated by '1' (the integrator has provisions for operation at 1 and 100 volts per second respectively).

#### 2.1.4 Summer Feedback

Check that all summers have a patch lead between output and a unity (1) input.

#### 2.1.5 Keyboard

Check that keyboard connector is firmly and fully located and that all keys operate freely.

#### 2.1.6 Slaving Plug

Check that a slaving connector is fitted to the slaving output at the back of the control module. If two computers are to be slaved together, then a slaving cable should be connected between the two slaving outputs.

#### 2.1.7 Switch ON

Switch power ON and allow 10 minutes warm-up. Note for safety reasons, the power switch is located on the back of the unit so that no large voltages are connected to the front panel. Depress I.C. key which selects the initial condition mode of operation.

#### 2.1.8 Overload

If any overload indicators are illuminated, check:

- (a) I.C. key depressed and I.C. mode LED on keyboard illuminated.
- (b) The element/module showing an overload is correctly patched.

  Correction of these points should extinguish the overload indicator. Confirm this by redepressing the I.C. key.

#### 2.1.9 Computer Addressing

To set the microcomputer program for correct operation, depress the RESET key. All displays in the Function, Field, Number and Value areas will extinguish except the decimal point (.). Depress any function key – the selected Function LED will illuminate.

NOTE: The 'C' key and unmarked keys will cause the function display to flash unless DCA's or a special modification is fitted. Select another key. Depress 'O' key twice - Field O LED plus function number 0 will illuminate. The value of the output of the selected module in machine units will also be displayed after the function number is entered.

#### 2.1.10 Logic Circuits

Connect Patch cord between  $L_1$  and  $S_1$ , and  $L_2$  and  $S_2$  eyelets. The logic lamps will extinguish and indicate on depression of the appropriate logic switch.

#### 2.1.11 Mode Control

Set mode time switch to 1 SEC. Connect A and L, A and L, patch eyelets. Confirm operation according to table:

| DEPRESSED KEY | LAMP IN            | DICATION           |
|---------------|--------------------|--------------------|
|               | L <sub>d</sub> (A) | L <sub>2</sub> (Ā) |
| I.C.          | ON                 | OFF                |
| HLD           | ON                 | ON                 |
| OP            | OFF                | ON                 |
| REP           | Alternating        | Alternating        |

The EAI 1000 Analog Computer is now ready for operation.

|   |      | E   | 4   |     | bool Si  |
|---|------|-----|-----|-----|----------|
|   | A    | INC | DEC | FST | @<br>REP |
| F | T    | 7   | 8   | 9   | 3<br>HLD |
| P | M    | 4   | 5   | 6   | @<br>OP  |
| Q | S    | 1   | 2   | 3   | )<br>IC  |
| С | 1 11 | 0   | CLR | RST | PS       |

SEC mS

1 0,1 10

RANGE

MODE

So S1

PERIOD

MODE CONTROLS

KEYBOARD

# **OVERLOAD**

|                  |   |   |   |   | So |   |   |   |   |   |   |   |   |   |  |
|------------------|---|---|---|---|----|---|---|---|---|---|---|---|---|---|--|
| FDO              | 0 | 0 | 0 | 0 | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| Fo1              | 0 | 0 | 0 | 0 | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| F <sub>D</sub> 2 | 0 | 0 | 0 | 0 | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

# EAI-1000

| Fn                         | FD | No | VALUE  |
|----------------------------|----|----|--------|
| ToloSo<br>MoFoAo<br>PoCoQo | 0  | 8  | ±1.888 |

DISPLAY PANEL

#### 2.2 OPERATING INSTRUCTIONS

The EAI 1000 Analog/Hybrid computing system has four (4) MAJOR control areas. These are illustrated and are:-

- 2.2.1 Keyboard
- 2.2.2 Mode Speed
- 2.2.3 Display of Readout and Overload
- 2.2.4 Digital Control

The function of these control areas will be discussed next.

#### 2.2.1 Keyboard

The keyboard is divided into six (6) functional areas. The key identity is as follows:

#### Function

(Green) T - Trunks

P - Potentiometer

I - Integrator

Q - Free Potentiometer

S - Summer

C - DCA

M - Multiplier

F - Free Function

A - Analog Switch

Plain - Spare (unused)

#### Numbers

(White)

0 - 9

#### Mode

(Grey)

- Initial Condition

Set mode in Initial Condition

HLD - Hold

Set mode in Hold

OP - Operate

Set mode in Operate

REP - Repetitive Operation - Set mode to repetitive operation

#### Modify Keys

(Orange)

INC - Increment

DEC - Decrement

FST - Fast

#### Program Control

(Orange)

RST - Reset

CLR - Clear

#### Pot Set

(Orange)

PS

Set Potentiometer

Pot Set

(Orange) PS - Set Potentiometer

The operation of the keyboard is traightforward, the Control Operations being:
TO ADDRESS A FUNCTION

- 1. Depress Function Key, e.g. I (Integrator)
- 2. Depress the number of the field in which the desired function is located. The field number is the number of the analog module which is 0 for the top module, 1 for the next lower analog module and 2 for the bottom analog module.
- Depress the number of the function (i.e. the designated number of the function within the field [e.g. 3]).

The display panel will now display the value of the output of the desired function.

NOTE: As the 23 TRUNK lines are Universal and appear in the same location on each analog (or digital) panel, the field address is not required. The following table gives examples of function addressing. The values shown are hypothetical and depend on the program under investigation.

| Key | Depre | ession |                             | Display  |              |                     |
|-----|-------|--------|-----------------------------|----------|--------------|---------------------|
| 1st | 2nd   | 3rd    | Function                    | Field    | Number       | Value in<br>Machine |
|     |       |        | FN                          | FD       | NO           | Units               |
| S   | 1     | 3      | S (Summer)                  | 1 (one)  | 3 (three)    | 146                 |
| F   | 0     | 1      | F (free)                    | 0 (zero) | 1 (one)      | +.020               |
| P   | 2     | 8      | P (potentio-<br>meter)      | 2 (two)  | 8 (eight)    | + .600              |
| T   | 1     | 3      | T (trunks)                  | 1        | 3 (thirteen) | 810                 |
| Q   | 0     | 0      | Q (free pot-<br>entiometer) | 0 (zero) | 0 (zero)     | + .500              |

#### TO SET A POTENTIOMETER (either free or grounded)

| 1st Key | P for grounded potentiometer   |
|---------|--|
| OR      | Q for ungrounded potentiometer   |
| 2nd Key | Number of field in which desired potentiometer is located                |
| 3rd Key | Number for potentiometer. The display indicates the value at the output  |
|         | of the potentiometers.   |
| 4th Key | Pot Set - HOLD KEY DOWN - The display indicates the ratio or coeffi-     |
|         | cient of the potentiometer when positive reference is applied. The value |
|         | will be positive. Adjust to the required value. Release POT SET key.     |

#### TO CORRECT AN INCORRECT ENTRY

The Clear (CLR) Key, when depressed once, will delete the last instructions entered, enabling a correct or modified instruction to be entered. For example: Address required integrator, Field zero, Number 2, instead of number 1 entered. Depress CLR once, depress Number 2.

If the CLR key is pressed twice, the whole instruction is erased and addressing is rerepeated.

#### The Reset Key

Depression of the Reset Key will halt and restart the entire micro-processor program. All previously entered instructions are invalidated. The Reset Key may be depressed at any time. It has no effect on problem solution.

#### Mode Selection

The four Mode Select keys are independent of all other key groups and any desired mode state can be selected at any time. Selection of a mode state is by depression of the appropriate key. The mode control provides a means of controlling the solution of problems, once scaled and patched, ready to run on the computer.

#### Initial Condition (I.C.)

All integrators switched to the conditions required at the commencement of the problem solution. In this condition, signals connected to integration inputs are disconnected.

#### Operate (OP)

All integrators accept all inputs and integration starts, and continues until another condition is selected.

#### Hold (HLD)

<u>All</u> inputs of <u>ali</u> integrators are removed. All programme variables are held at a constant value, enabling checking or listing for evaluation.

#### Repetitive Operation (REP)

In this state, I.C. and OP are alternatively selected at a rate determined by the Mode Range controls.

#### The Modify Keys

The keys INC and DEC (Increment and Decrement) enable the addressing of functions to be stepped forward or backwards one at a time. A single depression of the keys will move the addressing up or down by one position. If either of the keys are held down, stepping, either up or down, will continue through the total complement of the addressable machine functions. The Key FST (Fast) is a provision for planned future product enhancements. In present systems, no increase in increment or decrement rate will occur if FST is depressed.

The sequence of addressing of funtions when in the step (or modify) condition is:

| Trunks                    | 01 | hrou | gh to | 23 | follow | ed by |
|---------------------------|----|------|-------|----|--------|-------|
| Integrators               | 0  | n    |       | 3  |        |       |
| Summers                   | 0  | "    | **    | 5  | 11     | "     |
| Multipliers               | 0  | "    | **    | 1  | "      |       |
| Free Function             | 0  |      |       | 1  |        |       |
| Analog Switches           | .0 | "    |       | 1  |        | 11    |
| Grounded Potentiometer    | 0  | "    | "     | 9  | "      |       |
| D.C.A.S. (if fitted)      | 0  | "    |       | 9  |        |       |
| Ungrounded Potentiometers | 0  | **   |       | 1  |        |       |

NOTE: Where more than one field is fitted, address of each module type is completed for all fields followed by the next listed module type.

#### The Set Potentiometer Key

This key is also independent of all other keys. When depressed, it disconnects the inputs of all potentiometers (both P and Q) and connects the analog positive reference (+1 machine unit) to the potentiometer input. The potentiometers can then be addressed (as previously described) and the coefficient value displayed. Alternatively, the potentiometer may be adjusted to a desired coefficient setting.

#### 2.2.2 Mode Speed

The mode speed controls are mounted in the R.H.S. of the control front panel. Two controls are provided:

- a) A calibrated 4 position range switch providing four repetitive Operating Periods of 1 sec, 0.1 sec, 10ms and 1ms. The fixed I.C. period associated with each of the above ranges are 0.1sec, 10ms, 1ms, 0.1ms respectively.
- b) A 10-1 variable control which is operative at all times and modifies the selected range by up to a factor of 10:1. Thus the maximum Operate Period in the REP-OP mode is 10 seconds.

#### NOTE

The mode control system generates a ramp for driving the X axis of a peripheral plotter or display oscilloscope. This ramp is generated irrespective of whether or not the REP-OP is selected. When the OPERATE mode is selected, the ramp will rise at a rate determined by the mode range setting. It will limit at its full voltage and remain at that voltage until I.C. is selected. At this time the ramp will decay to zero at a rate determined by the selected mode range position.

ii) It must be clearly understood that alteration of the Mode Range Switch in no way changes the RATE OF PROBLEM SOLUTION. This is determined by the equations and time scaling of the problem under investigation.

The value of Mode Range is that it provides a range of time "windows" through which the problem solution can be evaluated.

#### 2.2.3 The Display Panel

This panel has no controls but provides an information display for the computer.

The panel is in two sections:-

#### a) Addressed Information

Any required information readout is displayed along with the relevant addressing details.

The FUNCTION (FN) is indicated by a LED alongside a mnemonic:-

| O14 (1 14)       | is interested by a man single |
|------------------|-------------------------------|
| a PIXIA          | Integrator                    |
| morte at         | Summer                        |
| pat-med          | Multiplier                    |
| និចាក្ខទ្ធ៦ ភ    | Analog Switch                 |
| ed _136          | Grounded Potentiometer        |
| Musley.          | Ungrounded Potentiometer      |
| db <u>a</u> ulav | Free Function                 |
| and a substant   | Trunks                        |
| _                | D.C.A.'s (if fitted)          |
|                  |                               |

The Field (FD) is indicated by a number 0 - 2. Maximum is 3 analog fields per console. The NUMBER of the function within its field is indicated by a number 0 - 9.

NOTE The Universal Trunks (T) are not limited to any field and dwhen addressed, the field display (FD) indicator is utilised to enable display of Trunks 00 - 23.

As each segment of addressing is completed (e.g. FN, FD, No.), this information is immediately displayed providing the operator with a check on the validity of the addressing.

#### b) Overload Information

Each analog field is provided with 14 overload indicators, These indicate when function modules are being operated near to their limits of linear operation. This level is set at 1.1 machine units (i.e. 10% above Reference level) and applies to both positive and negative values. Three rows of indicators are provided – one for each field position. The functions provided with overload indication are:—

Integrators - 4 per field


Summers - 6 per field, including two with store facilities.

Multipliers - 2 per field Free function - 2 per field

In normal operation, any other function modules overloading will, due to the programme patching, cause one or more of the above functions to overload. This will enable rapid location of the programme patching or scaling error.

#### 2.2.4 DIGITAL CONTROL

The digital control panel supplies the control signals necessary for correct operation of the digital elements.




for flybrid letrel

Prior to operation of the digital frame, patch the following with bottle plugs:

- 1) Select either fixed or variable oscillator and patch to divider.
- Select and patch desired clock frequency/or range if variable clock has been selected.
- 3) Patch CLK to clock bus.
- 4) Put local/remote time switch to LOCAL.

On the Digital patch panel, patch:

- 1) On Clock Control area (CLK CTR):
  - a) A to OP
  - b) AtoR
- 2) Patch the bus tines:
  - a) Clock Line CK OUT to CLOCK BUS
- b) Reset Line R OUT to R BUS



The digital frame is now ready for normal operation with the clock controlled by the mode control circuits, which are controlling operation of the integrators on the analog frame(s).

#### 2.3 Slave Mode

Two EAI 1000 computers can be slaved together to simulate larger problems. Slaving is carried out by removing the Dummy slaving plugs and linking the two computers with a slaving cable.

This procedure effectively transfers operation of the mode control of both computers to the unit to which the RED coded connector of the slaving cable is connected. In this condition the keyboard addressing of the two computers remains independent.

#### 2.4 The Trunking System

For computers with more than one analog panel, a system of trunking signals is necessary to convey signals from one field to another without sacrificing the benefits of the removable patch panel.

24 Universal Trunks ( $T_0 - T_{23}$ ) are provided for this purpose. These lines have dedicated positions within the system. Thus,  $T_0$  is a single trunk or signal path linking all removable panels. Once one section of a trunk line is used, that particular trunk line must be considered as fully utilised.

Eight trunk lines ( $T_8 - T_{11}$  and  $T_{20} - T_{23}$ ) are available on the control panel providing means of taking signals to and from peripheral devices external to the EAI 1000. Connections to external devices are made via the external trunk lines ( $XT_0 - XT_7$ ) which link the External trunk patch panel points to the Slave/Trunk/External connector mounted on the rear of the Control Module.

#### 2.5 Trunk Buffer Amplifiers (Optional)

Provision has been made to accommodate a buffer amplifier card holding six (6) current amplifiers of preset gains. Fig 3 shows the patch point arrangement:

| OUT                | GA   | IN | IN |
|--------------------|------|----|----|
| AMP. O             | 0    | 0- |    |
| AMP, O             | ulno | 0- |    |
| AMP <sub>2</sub> O | 70   | 0- | 0  |
| AMP <sub>3</sub> O | 10   | 0_ |    |
| AMP4 O             | 0    | 0- | 0  |
| AMP, O             | 0    | 0- |    |

The gain is preset by inserting a gain plug in the appropriate GAIN patch points. Three preset gain settings are provided with the optional buffer card. These are unity gain, X2 gain and  $X^{1/2}$  gain. GAIN plugs providing other gain settings are available on request.

#### 2.6 EXTERNAL Plotter and CRT Display

As described in Section 2.4, the external trunk lines provide signal paths from the control panel patch area to the Slave/Trunk/External connector. Also provided are lines enabling control of these external devices. These lines are:

A, A For a logic signal commanding the plotter to plot.

RAMP For an analog RAMP signal generated by the Mode Control circultry and used to provide the horizontal (X) displacement of a CRT trace or plotter pen.

The signal A provides a logic "0" when the OPERATE mode is selected. The Ramp signal is positive going 1 to +5V when OPERATE mode is selected. Fig 4 shows these patch points and their function.

#### 2.7 System Hold

By applying a logic zero (i.e. connection to DIGITAL ground) to the patch point HLD (HOLD), all integrators are placed in the HOLD mode (refer Section 3.2). A signal from the overload section is provided at the OVL (OVERLOAD) patch point which is a logic zero when any function is in an overload condition. If HLD is patched to OVL, the problem solution is held or frozen at the instant any module goes into overload.

#### 2.8 Use of Value Display as Voltmeter

To monitor a signal other than a function output (e.g. a signal from a peripheral device), connect the signal to an unused UNIVERSAL TRUNK line. Address the TRUNK line as described previously and the signal value is displayed. The readout converts to an absolute voltage by multiplying by a factor of 5.

#### 2.9 Logic Elements

The Control Panel provides basic logic control and monitoring facilities, these are:-

2 x LOGIC SWITCHES which provide a logic "1" at  $S_0$  and  $S_1$  respectively as  $SW_0$  and  $SW_1$  are depressed.

2 x LOGIC INDICATORS - 2 x LED lamps  $L_0$ ,  $L_1$  which are illuminated when a logic "1" is applied to patch points  $L_0$  and  $L_1$  respectively.




FIG. 4

#### 2.10 SLAVE/TRUNKS/PERIPHERAL CONNECTOR

A single connector (SKU) provides the user with a means of linking the EAI 1000 to external equipment such as displays, plotters, or another EAI 1000 (slaving). This connector accommodates the following:


| FUNCTION           | NOTES DE   | SIGNATION               | PIN NO.                       |
|--------------------|--|-------------------------|-------------------------------|
| External Trunks    | Terminate On Control<br>Front Panel  | XT <sub>0</sub>         | 5                             |
|                    |  | XT <sub>1</sub>         | 7                             |
|                    |  | XT <sub>2</sub>         | 9                             |
|                    |  | XT <sub>3</sub>         | 11                            |
| A A                |  | XT <sub>4</sub>         | 13                            |
|                    |  | XT <sub>5</sub>         | 15                            |
|                    |  | XT <sub>6</sub>         | 17                            |
| ्रा ।              |  | XT <sub>7</sub>         | 19                            |
| Power              | Power Lines are  | +15                     | 12,14                         |
|                    | protected by a Switch/Link on the Control Board. The link must be soldered to bring power on to the connector. | -15                     | 38                            |
|                    |  | +8                      | 6                             |
|                    |  | -8                      | 20                            |
|                    |  | +5                      | 30                            |
|                    |  | + REF                   | 18                            |
|                    |  | - REF                   | 16                            |
| Ground             | e problem say Tunction to a  | Dig Grd                 | 1, 2, 3, 4, 23,<br>24, 27, 28 |
| the of telus Photo | Analog Ground Referen  | ce -                    | 21, 22                        |
|                    | Analog Ground  | rdnot stok              | 43, 44                        |
|                    | For slave mode, make Link 5 and break Link 6 on slave computer.  | atalogous<br>notes, a s |                               |
| Mode Control       | from Mode Control  | A out                   | 35                            |
|                    | from Mode Control  | A out                   | 37                            |
|                    | To A and $\overline{A}$ buses on Analog & Control trays  | A in<br>A in            | 40<br>41                      |
| Plotter/Display    | Terminate on Front<br>Panel of Control Tray  | X<br>P                  | 29<br>31                      |
| Ext Hold           | Active Low Sets Mode into Hold.  |                         | 33                            |

The  $XT_{0-7}$  lines are unassigned and may be utilised as required. If a slave/trunk cable (11.19.0001) is used, the lines  $XT_{0-7}$  of the master computer are linked to lines  $XT_{0-7}$  of the slaved computer. In addition, lines  $XT_{0-3}$  are connected to  $Y_{0-3}$  lines of the display oscilloscope.

# Control of Integrators 11,2

In each analog field, integrators  $I_{1,2}$  are connected directly to the A &  $\overline{A}$  buses. By making link changes on the slave/trunk connector, these two integrators can be controlled by external signals applied to the A &  $\overline{A}$  patch points on the control front panel.

A and  $\overline{A}$  links are broken on the slave connector. Control signals can then be patched into A and  $\overline{A}$  patch points on the Control Front Panel, thus providing signals on the A and  $\overline{A}$  bus lines (Fig. 5).



#### CHAPTER 3

#### THE ANALOG TRAY

The analog tray comprises 3 main items

- i The analog removable patch panel
- ii The potentiometer panel
- iii The analog P.C. card

The analog P.C. card has no operational controls. For details refer to maintenance section.

#### 3.1 The Analog Removable Patch Panel

The removable patch panel provides patch points for the function or computing elements housed on the analog P.C. card.


For the purposes of function description and patching, each functional element will be treated as a whole.

The functional elements available on each analog patch panel are:


- 4 integrators with 3 x 1 plus 2 x 10 gain inputs.
- 6 summers with 3 x 1 plus 2 x 10 gain inputs.
- 2 4 quadrant multipliers.
- free functions (optional modules of log/antilog, sin/ cosine, vector, 2-input summer or multiplier or function relay.
- 10 grounded coefficient potentiometers.
- 2 ungrounded coefficient potentiometers.
- 2 comparators.
- 2 analog switches.
- 2 dual input NAND/AND gates.
- 1 D Flip-flops.
- 1 free diode
- 24 Universal Trunks

The characteristics and operation of these functional elements will next be described.

PATCH PANEL LAYOUT



FUNCTIONAL DIAGRAM



Each Integrator has:

- 3 Unity gain inputs
- 2 10X gain inputs
- 1 Unity gain initial condition input
- 1 Real Time (x1) integration rate
- 1 100 x Real Time (x100) integration rate

The component elements determining the function accurance are selected to better than 0.25%.

For all applications the appropriate feedback path must be patched. This is shown in the patching diagrams.

Integrators may be set to operate in one of three modes.

## a) Initial Condition

In this mode the integrator is internally switched to accept the signal from the INITIAL CONDITION patch point (IC) The output will set to a value equal in magnitude, but opposite in sign, to that applied to the IC patch point.

The facility enables a problem to be programmed with a specific set of

initial conditions. For example - the initial displacement of a pendulum, or the concentration of a chemical solution.

#### b) Operate.

In this mode the integration is internally switched to accept signals from the gain 1 and gain 10 inputs. Rate of integration is selected by patching from COM to  $\times$  1 or  $\times$ 100.

Note: When using the integrator as a summer, OPERATE mode must be selected.

#### c) Hold

In this mode all inputs are internally disconnected. The output remains at the value attained prior to the instant of switching to HOLD mode.

#### The Repetative Operation Mode (REP)

In this mode, Initial Condition and Operate are selected alternately at a rate preset by the Range and Period Control. (Refer 2.2.2)

This mode is selected in situations where multiple solutions to a problem are required, enabling adjustment of program parameters for an optimum solution.

#### External Control of Integrators


Integrators 0 and 3 have their control lines OP & R brought out to the patch panel. These are normally patched directly to A & A respectively thus bringing the integrator mode under the control of the Mode Control Circuitry. In certain applications it is necessary to control the mode of the integrator by separate logic signals. These may be derived within the EAI-1000 or externally. External control signals are patched via universal trunk lines or hardwired to the rear connector SKU.


For control of integrators in this manner, the following truth table specifies the required logic signals for all mode conditions.

| MODE                       | Logic signal applied to: |                 |  |
|----------------------------|--------------------------|-----------------|--|
| toscos od bilitatiwe ville | OP                       | Ř               |  |
| Operate                    | nputs o Rate             | rotalism by I   |  |
| Initial Condition          | 1                        | 001x 00 1 x 63  |  |
| Ho1d                       | tegra pr as a            | ni eri inizu de |  |


#### INTEGRATOR CONFIGURATIONS


(a) as an integrator.real time






(b) as an integrator with external control. at real time x 100






# INTEGRATOR CONFIGURATIONS (CONT.)

## c) USED AS A SUMMER






Note:1. No integrator rate plug fitted.


2. Operate mode must be selected.

# d) INTEGRATOR USED AS TRACK / STORE




#### 3.3 SUMMERS

a) Summers 0 - 3
Patch Panel Layout Functi



Functional Diagram



Summers 0 - 3 have:

3 Unity gain inputs

2 x 10 gain inputs

1 Summing junction input


The components determining the accuracy of the summing function are selected to better than 0.25%.

For all applications the appropriate feed back path must be patched. This is shown in the patching diagrams.


b) Summers 4 & 5


Summers 4 & 5 have the added feature of being able to operate as TRACK/ STORE functions. When used as a summer, their operation and patching is identical to that of summers 0 - 3. To operate in the store mode a logic control signal is used. To put function in store, apply logic 0 to the control.

Patch Panel Layout
As a TRACK/STORE





Functional Diagram





SUMMER PATCHING CONFIGURATIONS





functions. When used as a custor, their operation and petching in

SUMMER AS TRACK / STORE
Note SUMMERS 4 & 5 ONLY

#### COEFFICIENT POTENTIOMETERS 3.4

Twelve coefficient potentiometers are provided on each analog field. 10 of these are grounded (or single ended) coefficient potentiometers. Two are ungrounded (or double ended) coefficient potentiometers.

The function of these elements is to provide a fixed proportion of a problem variable or a fixed proportion of a static signal (e.g. to set an initial condition of an integrator). Numerous patch points of both +Ve and -Ve reference signals are provided for this purpose.

### COEFFICIENT POTENTIOMETERS


Patch Panel Layout Functional Diagram


a) Grounded Coefficient Potentiometers





b) Ungrounded Coefficient Potentiometers







- NOTE: 1. For setting coefficient potentiometers refer to Section 2.2.1.
  - 2. Using Q Potentiometers is not recommended for setting the initial conditions of integrators.

### ANALOG SWITCH 3.5

Patch Panel Layout

Functional Diagram





The analog switch is a high speed 2 way changeover FET switch. It operates directly into any function input.

The truth table for operation of the analog switch is as follows -

|       |   | CONTROL | SIGNAL |
|-------|---|---------|--------|
|       |   | 1       | 0      |
| INPUT | Α | ON      | OFF    |
| INPUT | В | OFF     | ON     |

ndewar ?


mind

### 3.6 MULTIPLIERS

Patch Panel Layout

Functional Diagram







The Multiplier used is of the transconductance type which is internally adjusted to produce correct, machine scaled outputs from scaled inputs.


i.e. in the multiply mode the function equation is output = input X x input Y.

Patching Diagrams







MULTIPLY




NOTE: X input must be of negative sign DIVIDE






### 3.7 COMPARATORS

Patch Panel Layout




Functional diagram




The comparators provide the facility of comparing two analog signals and producing a logic signal change when the one analog signal exceeds that of the other.

The truth table for the comparator is:-

| Analog Signals | Logic Sig | nal Output |
|----------------|-----------|------------|
|                | С         | C          |
| A > B          | 1         | 0          |
| A < B          | 0         | 1          |







PATCHING FOR SWITCHING SIGNAL WHEN x REACHES SET + Ve VALUE

# 3.8 DUAL INPUT NAND GATE

Patch Panel Layout

Functional Diagram







C = A·B and daum dugmt S

The truth table for the NAND gate is:

| A   | В        | С          | C          |
|-----|----------|------------|------------|
| 0   | 0        | 0          | 1 77000    |
| 0   | 1        | 0          | 1          |
| 1   | 0        | 0          | n language |
| 911 | of Trast | and live o | 0          |
|     |          |            |            |







WIRED AND FOR FOUR INPUTS
NOTE: Do not connect outputs in parallel.

### 3.9 <u>D FLIP-FLOP</u> (Ret-Reset-Flip-Flop)

Patch Panel layout

Functional Diagram





### Operation

The output Q will set to '1' on the +ve edge at the data input when RESET is


The output Q will set to 'l' on the +ve edge at the data input when RESET is at 'l'.

To reset 'Q' to 'O', take RESET to 'O'.

For normal operation the  $\overline{A}$  signal is used to reset the flip flop since  $\overline{A}$  is at '0' during the initial condition period.

### Application

Operating in conjunction with a comparator to produce a logic control signal.



During the OPERATE period, the D flip flop will change state at the first comparator swtich and remain with Q at '1' until INITIAL CONDITION is selected. The flip flop will then reset to Q at '0'.

### 3.10 FREE FUNCTION

Patch Panel Layout

Functional Diagram




Provision has been made in the EAI-1000 for two optional expansion modules. For fitting and checking expansion modules refer to maintenance section.


For normal potration with A-signal is used to reset the Etha


### 3.10.1 Log/Antilog (Free Function)

### PATCH PANEL LAYOUT



## LOG GENERATOR





This unit will provide computation of the log of a negative voltage and the antilog of a positive or negative voltage.


Transfer equations are:

i. Log Mode, Output =  $.5 \text{ Log}_{10}$   $(\frac{\text{INPUT}}{-0.01})$  Where, -1.0MU (machine unit)  $\leq 0\text{UTPUT} \leq +1.0\text{MU}$   $-1.0\text{MU} \leq \text{INPUT} \leq -0.01 \text{ MU}$ 

ii. Antilog Mode, OUTPUT = 0.01  $\log_{10} \left(\frac{\text{INPUT}}{-0.5}\right)$ Where,  $-1.0\text{MU} \leq \text{INPUT} \leq +1.0\text{MU}$   $-1.0\text{MU} \leq \text{OUTPUT} \leq 0$ .

A graph of Input Vs. Output voltages is provided in Figure 3.10.1.

NOTE: Amplifier offset (eos) has been adjusted at the factory for optimum performance.





3.10.1-10g/Antilog (Erse Function)

NOTE: Input must be within the range of .01MU to -1MU (-ve Ref).

### 3.10.2 Sin/Cos Function Generator

### PATCH PANEL LAYOUT





This unit is an analog function module that may be connected to provide various trigonometric gain responses. It provides a D.C. voltage output proportional to the sine of an input voltage where a 1.0mu input represents ±90 degrees of input angle. In addition, the module may be connected to obtain cosine functions.

### Transfer equations are:

- i. For Sine Function, OUTPUT = sine  $\theta$ ,  $\theta$  = INPUT x 90 degrand -1.0mu < INPUT 1 < +1.0mu.
  - ii. For Cosine Function, OUTPUT =  $\cos \theta$  Where,

 $\theta$  = INPUT x 90 degrees


and,  $0 \le INPUT 1 \le +1.0$  (for INPUT 2 = -1.0mu

and,  $0 \le INPUT 1 \le -1.0mu$ 

(for INPUT  $2 \le +1.0$ mu).

Accuracy can be expected to be  $\pm 1\%$  from D.C. to 1KHz. Output offset has been adjusted at the factory for optimum performance.


Figure 3.10.2 shows the output functions for sine and cosine operation.



3,10.2 StarCos Pontkion Generator

SINE FUNCTION


obtain cosine functions.





COSINE FUNCTION


FIG. 3.10.2.

### 3.10.3 Vector Function Generator









## TRANSFER FUNCTION


$$D = + \sqrt{A^2 + B^2}$$


WITH C PATCHED TO D

$$D = + .5 \sqrt{A^2 + B^2}$$

Output offset has been adjusted at the factory for optimum performance.

### 3.10.4 Summer (Free Function)






Transfer Function: Output = A + B + 10C.

NOTE: Patch unused input to ground on free summers.

### 3.10.5 Multiplier (Free Function)



Refer to Section 3.6, Multipliers, for patching diagrams for obtaining multiply, divide and squareroot.

### 3.10.6 Function Relay (Free Function)





Fig. 3.10.2.

NOTE: Patch unused togut to ground

### TRANSFER FUNCTION SIMULATION

(1) The following table contains examples of amplifier circuits for simulating transfer functions. A more complete listing may be found in Jackson, A.S., "Analog Computation", McGraw-Hill Book Company, Inc., New York, 1960.

| NO. | BODE PLOT   | TRANSFER<br>FUNCTION<br>E <sub>0</sub> /E <sub>1</sub> | TIME<br>CONSTANTS                   | GAINS                               |
|-----|---|--|-------------------------------------|-------------------------------------|
|     | E <sub>1</sub>  | ° C  | Ео                                  |                                     |
| 1   | · 0 — — —   | 1<br>1 + Tp  | $T = \frac{1}{A}$ .                 | $A = B = \frac{1}{T}$               |
| 2   | 0<br>к  | K<br>1 + Tp  | $T = \frac{1}{A}$ $K = \frac{B}{A}$ | $A = \frac{1}{T}$ $B = \frac{K}{T}$ |
| •   | BLA A   | - Ö  |                                     | e and e                             |
| 3   | 0 <u>!</u>  | <u>Tp</u><br>1 + Tp                                    | $T = \frac{1}{A}$                   | $A = \frac{1}{T}$ $B = 1$           |
| 4   | 0 K<br>T K <i< td=""><td>TKp<br/>T+Tp</td><td><math display="block">T = \frac{1}{A}</math> <math display="block">K = \frac{B}{A}</math></td><td><math display="block">A = \frac{1}{T}</math> <math display="block">B = \frac{K}{T}</math></td></i<> | TKp<br>T+Tp  | $T = \frac{1}{A}$ $K = \frac{B}{A}$ | $A = \frac{1}{T}$ $B = \frac{K}{T}$ |




(2) The following table contains the short-circuit admittance and component values for some useful networks for simulating transfer functions. A more extensive listing may be found in Jackson, A.S., "Analog Computation", and Fifer, S. "Analog Computation". (See Bibliography.)

### NOTE

| NO. | SHORT-CKT ADMITTANCE | NETWORK | PARAMETERS                  |
|-----|----------------------|---------|-----------------------------|
| ı.  | 1<br>A               |         | A = R                       |
| 2.  | 1 + pT A             | , c     | A = R<br>T = RC             |
| 3.  | 1<br>A (1 + pT)      |         | $A = 2R$ $T = \frac{RC}{2}$ |

| NO. | SHORT-CKT ADMITTANCE   | NETWORK  |  |
|-----|--|--|--|
| 4.  | $\frac{1}{A} \left[ \frac{1 + pT}{1 + p0T} \right]$ $0 < 1$                      | R <sub>1</sub>   | $A = R_1 + R_2$ $T = R_2C$ $0 = \frac{R_1}{R_1 + R_2}$   |
| 5.  | 1 [1+ pT] A [1+ pOT] 0 <1  | R <sub>2</sub> C   | $A = R_1$ $T = (R_1 + R_2) C$ $0 = \frac{R_2}{R_1 + R_2} - \cdots$   |
| 6.  | 1 1+ p9T<br>A 1+ pT  | R <sub>2</sub> R <sub>1</sub> E R <sub>1</sub>   | $\begin{array}{cccccccccccccccccccccccccccccccccccc$   |
| 7.  | 1 1+p9T<br>1+pT<br>0<1   | R <sub>1</sub> R <sub>1</sub> - R <sub>1</sub> - R <sub>2</sub> - R <sub>2</sub> - C - C | $A = 2R_1$ $T = \left[R_2 + \frac{R_1}{2}\right] C$ $0 = \frac{2R_2}{2R_2 + R_1}$  |
| 8_  | $\frac{1}{A} \frac{1 + p9T}{1 + pT}$ $0 < 1$                                     | $\begin{array}{c} R \\ C_1 \\ L \\ C_2 \end{array}$                                      | A = 2R $T = \frac{R}{2} (C_1 + C_2)$ $\theta = \frac{2C_2}{C_1 + C_2}$   |
| 9.  | $\frac{1}{A} \left[ \frac{(1+pT_1)(1+pT_3)}{(1+pT_2)} \right]$ $T_1 > T_2 > T_3$ | C1   | $A = 2R_{1} + \frac{R_{1}^{2}}{R_{2}}$ $T_{1} = R_{1} C_{1}$ $T_{2} = \begin{bmatrix} R_{1} R_{2} \\ R_{1} + 2R_{2} \end{bmatrix} (C_{1} + C_{2})$ |
|     | T <sub>1</sub> >T <sub>2</sub> >T <sub>3</sub>                                   | <u> </u>   | T <sub>3</sub> = R <sub>1</sub> C <sub>2</sub>   |



## REPRESENTATION OF CONSTRAINTS AND NONLINEARITIES

| I. HARD ZERO<br>LIMIT | × 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1 | three electronic asser   |
|-----------------------|---|--|
| 2. HARD ZERO<br>LIMIT | * 1 1 y                                 | The state of the s |
| 3. ABSOLUTE<br>VALUE  | FOR - x , REVERSE THE DIODES            | *  |
| 4. DEAD SPACE         | +REF K  K  K  K  I-K                    | $K = \frac{ \alpha }{1 +  \alpha }$  |





## 4.1 DIGITAL LOGIC MODULE - GENERAL DESCRIPTION

The EAI-1000 Logic Module provides the user with a digital logic module and elements which complement those contained on the analog module enabling the simulation of more complex problems.

The Digital Logic Module houses three electronic assemblies These are:-


- (a) The Digital Removable patch panel
  - (b) The Digital Control Panel
  - (c) The Digital Card





The patch point connections for all the logic elements are brought out on the removable patch panel. Connections to the analog modules are made via the Universal Trunking System.

# 4.2 DIGITAL LOGIC MODULE BLOCK DIAGRAM:



# 4.3 <u>OPERATING PROCEDURES</u>

### GENERAL

The circuits used in the digital module are of the TTL type, with an active, not resistive output pull up.

Logic "O" is represented by a voltage in the range 0 to 0.8v, and logic 'l' by a voltage in the range +2.4 to +5v.

A to R on the digital patch panel.

The patch points on this module should not be connected to analog patch points or to any voltage source outside the range Ov to +5v. In addition, two output patch points should not be connected together as if one output attempts to reach logic 1 and the other logic 'O' excessive current will flow. Permanent damage may occur if these rules are not followed.

The input loading of circuits is such that each output is capable of driving up to eight inputs.

### 4.3.1 DIGITAL CONTROL PANEL

The Control Panel accomodates a digital clock, and logic lamps, and logic switches and two monostable controls.

### 4.3.1.1 DIGITAL CLOCK

The digital clock provides a source of pulses which may be used as a time reference for the logic circuits on the patch panel.

Two square wave sources may be selected by patching with either:-

- (a) a fixed frequency of 10KHz.
- (b) a frequency variable by front panel control from 1KHz to 10kz.

In addition the output frequency of the source selected is divided in decades, and access is provided to the decade outputs at 1Hz, 1OHz, 1OHz, and 1kHz with 10kHz input, and down to 0.1Hz with the variable input.

The clock is normally controlled by the mode signals from the Control board. This requires patching A to OP and Ā to R on the digital patch panel.

The condition set by the three modes are:-

IC - the clock outputs are set to logic 'l' .

- the dividers are reset.
  - OP The clock will run. If the previous mode was IC the clock period will start synchronously with the initiation of OP mode.
  - HOLD The clock will stop but the logic level will be maintained at that which it had when the HOLD mode was initiated. The dividers are not reset.

If other sources of control of the clock are desired they may be patched into the OP and R inputs on the patch panel.

The logic signals required are:-

| CLOCK STATE | OP  | R |
|-------------|-----|---|
| IC          | 0 1 | 0 |
| OP          | 0   | 1 |
| HOLD        | 1   | 1 |

### 4.3 1.2 <u>LAMPS</u>

The eight logic indicator lamps are illuminated when logic '1' signal or open circuit is applied to the appropriate patch point on the removable patch panel.

Each lamp is fully buffered to eliminate signal loading.

### 4.3 1.3 SWITCHES

The eight logic switches generate a logic '1' in the centre position, a logic '0' in the UP position, and momentary logic '0; in the down position. The switches are fully buffered against switch bounce. The switch outputs are available on the patch panel.

### 4.3 1.4 MONOSTABLE

The monostables generate positive going (logic '1') pulses adjustable in width from 50uS to 250 mS.

Triggering is by a signal at the trigger input (IN) going from logic '1' to logic '0'.

The monostable will not be retriggered by further signals until the timing cycle is completed.

### 4.3 1.5 LOCAL/REMOTE SWITCH

This switch is a provision for remote hybrid operation of the EAI-1000. For normal operation it should be switched to Local.

### 4.3 1.6 RESET BUS.

The reset bus line, connected to the various patch points, is controlled by the mode control inputs, by the same circuits as the clock. In the HOLD and OP mode the reset signal is at logic 'l' and in the IC mode goes to logic 'O'.

### 4.4 LOGIC ELEMENTS

The removable Patch Panel provides patch points for the following logic elements:-

### 4.4 1. NAND/AND

The AND/NAND gates are conventional and obey the following truth tables:-

### 2 1/p Gates

| В | AND | NAND  |
|---|-----|-------|
| 0 | 0   | 0     |
| 0 | 0   | 0     |
| 1 | 0   | 0     |
| 1 | 1   | 0     |
|   | 0   | 0 0 0 |

| PU13 | 2 6           | U                       | UIPUIS   |   |
|------|---------------|-------------------------|--|---|
| В    | С             | AND                     | NAND   |   |
| 0    | 0             | 0                       | . 1  |   |
| 0    | 0             | 0                       | 1  |   |
| 1    | 0             | 0                       | or , 1 Con                                       |   |
| 1    | 0             | 0                       | 1  |   |
| 0    | 1             | 0                       | 1  |   |
| 0    | 1             | 0                       | 1  |   |
| 1    | 1             | 0                       | 1  |   |
| odeo | phin          | 1                       | 0  |   |
|      | B 0 0 1 1 1 0 | B C 0 0 0 0 1 0 1 0 0 1 | B C AND  0 0 0 0 0 1 0 0 1 0 0 0 1 0 0 1 0 1 1 0 | B C AND NAND  0 0 0 1 0 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 1 1 0 1 |

3 1/p Gates

### 4.4 2. D. FLIP - FLOP

The D type flip-flops transfer the signal level at the D input to the Q output, when a positive going input edge (logic '0' to '1') is applied to the clock input. No further change will occur to the output until a further positive edge is applied or the set (S) or reset (R) input is taken to logic '0'.

### TRUTH TABLES

| Input D<br>before clock edge | Ou-<br>after | tput<br>clock edge |
|------------------------------|--------------|--------------------|
|                              | Q            | Q                  |
| a. And musel tery lo         | 0            | 1                  |
| 1                            | 1            | 0                  |

Dynamic

| Inp | out | Outp  | out   |
|-----|-----|-------|-------|
| S   | R   | Q     | ą     |
| 0   | 0   | 1     | 1     |
| 0   | 1   | 1     | 0     |
| 1   | 0   | 0     | 1     |
| 1   | 1   | No cl | hange |

Static

### 4.4.3. BCD COUNTER

Each counter is an independent counter with 2 sections of  $\div$  2 and  $\div$  5.

Counting occurs on a negative going edge at the clock input. The counter will be reset by a logic '0' at the R input.

The truth table shows the outputs when  $\,{\bf Q}_{A}\,\,$  is connected to CPB.

| COUNT | OUTPUT |                |                  |                |  |
|-------|--------|----------------|------------------|----------------|--|
|       | QD     | Q <sub>B</sub> | . Q <sub>B</sub> | Q <sub>A</sub> |  |
| 0     | 0      | 0              | 0                | 0              |  |
| 1     | 0      | 0              | 0                | 1              |  |
| 2     | 0      | 0              | 1                | 0              |  |
| 3     | 0      | 0              | 1                | 1              |  |
| 4     | 0      | 1              | 0                | 0              |  |
| 5     | 0      | 1              | 0                | 1              |  |
| 6     | 0      | 1              | 1                | 0              |  |
| 7.    | 0      | 1              | 1                | 1              |  |
| 8     | 1      | 0              | 0                | 0              |  |
| 9     | 1      | 0              | 0                | 1              |  |
|       | 0      |                |                  |                |  |

If a square wave output is required the input should be connected to CPB, and CPA patched to  ${\rm Q}_{\rm D}.$  In this case outputs have no binary significance.

## 4.4 3. BINARY COUNTER

The Binary Counter is a four stage counter. Counting occurs on a negative going edge of the clock input. To reset the counter the R input must be taken to logic 'O'.

The truth table shows the signals at the outputs,
For two counters connected in series.

| ther of | OUTPUT  |     |         |     |
|---------|---------|-----|---------|-----|
| COUNT   | $Q_{D}$ | QC  | $Q_{B}$ | QA  |
| · - 0/9 | TH DE   | 113 |         |     |
| 0       | 0       | 0   | 0       | 0   |
| 1       | 0       | 0   | 0       | 1   |
| 2       | 0       | 0   | 1       | 0   |
| 3       | 0       | 0   | 1       | 1   |
| 4       | 0       | 1   | - 0.    | 0   |
| 5       | 0       | 1   | 0       | 0   |
| 6       | 0       | 1   | 1       | 0   |
| 7       | 0       | 1   | 1       | 1   |
| 8       | 1       | 0   | 0       | 0   |
| 9       | 1       | 0   | 0       | 1 0 |
| 10      | 1       | 0   | 1       | 0   |
| 11      | 1       | 0   | 1       | 1   |
| 12      | 1       | 1   | 0       | 0   |
| 13      | 1       | 1   | 0       | 1   |
| 14      | 1       | 1   | 1       | 0   |
| 15      | 1       | 1   | 1       | 1   |

TECHNICAL DESCRIPTION OF EAT 1000

Es. The CMDs integrated circuits used in the LSI 1000 have invultate protecting discuss preventing dusing by static discusses. Normal eful handling will not cause damage.

CONSTRUCTION

CONSTRUCTION

MAINTENANCE

## The four removable of S E C T I O N seems to the set of four

The maintenance kit (11-100-0005) provides causes, extenders and support brackets for all service requirements. The electronic su assembles are located by means of APOSISCHIMS\*, and \*POSIDREVE\*. Tools are recommended to Ministra possible damage to the cabinals the leaend usuals and screen heads:

The two frame sizes used are 3" and 6" in height. These are consistely interchangeable but combinetions other than stronger uffit redules special captions.

FRONT PAREL CONSTRUCTION

All front papers except the DESPLAY PARTY have the component P.C. ased by
the Regard Could. The components squated on these P.C. cords are for
and not subject to stress (electrical, mechanical or thermal). Failure a
these components it considered to be unlikely. In such an event nowever,
it is recommended that the faulty component we cut from the component six
at the P.C. card and a replacement component saldered directly to the
each lands of the component by the representations.

DETER PART, CAST ING.
All interposed cooling is supposed!

All interposal couling is subjustished by means of Tailor of flat strip
dable and associated consectors. These are 45 way. Forway and 16 way.
To constitute the consectors in the consectors and the consectors are strip.

NOTE: The CMOS integrated circuits used in the EAI 1000 have inbuilt gate protecting diodes preventing damage by static discharge. Normal careful handling will not cause damage.

### 5. CONSTRUCTION

### 5.1 CABINET CONSTRUCTION

The dual sized frame construction method utilised by the EAI 1000 provides flexibility and easy addition of expansion frames.

Each frame is attached to the frame above by four screws, with access to these screws being from the underside.

The four removable rubber feet provide access to the set of four screws in the control frame.

All the electronics are accessible from the front of the computer. The maintenance kit (11-100-0005) provides cables, extenders and support brackets for all service requirements. The electronic sub-assemblies are located by means of "POSISCREWS", and "POSIDRIVE" tools are recommended to minimise possible damage to the cabinet, the legend panels and screw heads.

The two frame sizes used are 3" and 6" in height. These are completely interchangeable but combinations other than standard will require special cabling.

### 5.2 FRONT PANEL CONSTRUCTION


All front panels except the DISPLAY PANEL have the component P.C. card bonded to the Legend decal. The components mounted on these P.C. cards are few and not subject to stress (electrical, mechanical or thermal). Failure of these components is considered to be unlikely. In such an event however, it is recommended that the faulty component be cut from the component side of the P.C. card and a replacement component soldered directly to the cut leads of the component ON THE COMPONENT SIDE OF THE P.C. CARD.

## 5.3 INTER PANEL CABLING

All interpanel cabling is accomplished by means of 3 sizes of flat strip cable and associated connectors. These are 40 way, 26 way and 16 way. Access to the connectors is via rear panel openings and from the front

construction ner . 200 sat qui sau a to notatible year him with fidites it ratheamo (11-100-0005) REMOVE REAR RETAINING PRIOR TO REMOVING behind tras 13.9 thenograp out aver 138A4 YA19. PLATES ANALOGUE & CONTROL CARDS FROM THEIR RESPECTIVE MODULES.

REAR VIEW OF EAI-1000
FIGURE 5.1



The drawing (Fig 5.3.1.) details the interconnections for the maximum system expansion. For smaller systems the cable routing is unchanged other than that the omitted frames and associated electronics do not connect into the system.







FIGURE 5.3.1. A

system expansion. For smaller systems the cable routing is unchanged other than that the omitted frames and associated electronics do not connect into the system.



IN MAINTENANCE POSITION.





## INTERCONNECTION DIAGRAM




FIG. 5.3.1 B

# 6. THE ANALOG MODULE

The analog module houses three electronic assemblies. These are-

- a) the analog card,
- b) the removable patch panel
- c) the potentiometer panel.





Fig. 6.1

# 6.1 THE REMOVABLE PATCH PANEL (Fig. 6.1.1)

The Removable Patch Panel comprises

- a) Component P.C. card
- b) Legend Panel
- c) Release mechanism.

Figure 6.1.2 provides circuit and component details with signal identities for each eyelet and zero insertion force connector pin. Apart from I.C.I., dual nand gate (type 74LS00), all components are passive and the description of their function is incorporated into that of the Analog component P.C. Card description.



PATCH PANEL COMPONENT

LAYOUT FIG 6.1.1.

# REMOVEABLE PATCH PANEL

| EYELET<br>IDENTIFICATION    | FUNCTION   | ZIF CONNECTOR<br>PIN IDENTIFICATION   | SIGNAL<br>NAEMONIC   |
|-----------------------------|--|---|--|
| To T, T2 T3 T4 T5 -         | TRUNK9 0-5   | As As A4 A3 A2 A1   | 8 170 (6   |
| TG T7 T8 T9 T0 T11 -        | TRUNKS G - II  | B1 B2 B3 B4 B5 B6   | Company of the second  |
| To To The Tis Tis Tis Tir - | TRUNKS 12-17   |   |  |
| To To To To To To Tos -     | TRUNK5 18 23   | D40 D39 D38 D37 D36 D35   | - T  |
|                             | SUMMERS 0 - 3 R 1-6-25-30 IM   |   | 18-23  |
|                             | R 2.7.26.31 MM   | CONTROL OF THE PROPERTY   |  |
| 1 -                         | R 3-8-27-32 NAA IM   |   |  |
| n -                         | R 4-9-28-33 100k   | (S <sub>0</sub> ) (S <sub>1</sub> ) (S <sub>2</sub> ) (S <sub>3</sub> )   | - So-3 SJ  |
| 10 -                        | R 5-10-29-34 100k  | A9 A8 C6 C3   |  |
| SJ —                        | CONTRACTOR DESCRIPTION SUITANT AND   | drana AD transa at  |  |
|                             | SUMMERS 4 - 5 (TRACK STORE) DAG EA   | A10 A7 C5 C4  | - So - 3 OUT   |
| 1 -                         | SURVERS 4 - 5 (TRACK STORE) R49,54 IM  | rith clean Arean, is w  |  |
|                             | R51, 56 IM   |   |  |
| 10 -                        | R52,57 AAA 100k  | (54) (55)   | - S4 - 5 SJ  |
| ю -                         | R53,58 000 100k  | B <sub>28</sub> D <sub>3</sub>  | ,  |
| cr -                        | - A MANAGE - WINDOWS   | D27 D2  | - S4 - 5 CONT  |
| out —                       | INTECRATORS 0 - 2  |   | -S4 - 5 OUT  |
| 1 -                         | INTEGRATORS 0-3 R II 18 . 35 . 42 M  | B <sub>29</sub> D <sub>5</sub>  | -4-3 Wi  |
| 1                           | R 12 , 19 , 36 , 43 MM   | (1,) (1,) (12) (13)   |  |
| 1 -                         | R 13 , 20 , 37 , 44  | A <sub>14</sub> A <sub>22</sub> C <sub>19</sub> C <sub>27</sub>   | 10-3 OP ST   |
| ю -                         | R 14 , 21 , 38 , 45 100 k  |   | I 0 - 3 IC SJ  |
| ю —                         | R 16, 23, 40, 47   | Nk "5 "23 17 26   |  |
| ол —                        | VVV  | 4.41.48 A16 A24 C20 C29   |  |
| COM -                       | 0.00   | AI3 A21 C18 C26   | CSIO-S   |
| X1 —                        |  | A17 A19 C15 C22   | 1C 0-8   |
| X00                         | Country of the Paris of the Par | Att A20 C16 C21   | 1000   |
| R -                         |  | An / Con  | · OP<br>· R  |
| <u>^</u> -                  | - PERSONAL THE AVENUE COMMENT  | /\ C30  | À  |
| X -                         | ANALOG SWITCH 0-1  | \ \C31  | X  |
| ٨                           | TANKS OF THE STATE | (Aso) (Ası)<br>Bış Bış  | AS 0 - 1 A   |
| В —                         | The comparations have upon the many  |   | AS 0-1 B   |
| ол —<br>cт —                |  |   | AS 0 - 1 OUT   |
| x -                         | MULTIPLIERS 0-1  | (Mo) Bi7 (Mi) B21   | AS 0-1 CONT  |
|                             |  | B23 De  | M 0-1 X  |
| z -                         | A SERVING THE PROPERTY GOOD PROPERTY.  |   | M 0 - 1 Y<br>M 0 - 1 Z   |
| our                         | COMPARATORS O-1  | Doc . Do  | M 0 - 1 OUT  |
| A                           |  | (0) (0)   | C 0 - 1 A  |
| out —                       | Tintes became as an inventor above   |   | Co-1 B   |
| - TUO -                     |  |   | C 0 - 1 N  |
| A -                         | FREE FUNCTIONS O-1   | (Fo) Bo (Fi) Bu   | Co-1 I   |
| В —                         |  | B38 D21   | F0-1 A   |
| c -                         |  | B39 D22<br>B40 D23  | Fo-1 C   |
| D                           | GROUNDED POTS 0-9 (%) (P1) (P2) (P3)   | A40 Dos   | F0-1 D   |
| IN —                        | A25 A27 A29 B30  | (P <sub>4</sub> ) (P <sub>6</sub> ) (P <sub>6</sub> ) (P <sub>7</sub> ) (P <sub>9</sub> ) (P <sub>9</sub> ) A31 C7 D6 C9 Cn C13 | P0-9 IN  |
| н —                         |  | A32 (Qo) C8 DII (QI) C10 C12 C14  | Po-9 OUT   |
|                             |  | 833 Ba5 Dis Dr  | Q O - 1 PPHI   |
| 10 —                        |  | B37 D19   | Qo-1 PPW   |
|                             |  |   |  |
| in the same                 | GATES 0-1 741500 I.C.I.  | 832 D16   |  |
| A -                         | GATES 0-1 74 LS 00 I.C.I. RV I,  | 832 Di6<br>834 Di8  | Q 0 - 1 R HI   |
| B -                         | •  | 832 D16   | Q 0 - 1 R W  |
| В —                         | Di RV 1.   | 2 \$\frac{\beta_{32}}{834}  \text{Di6}}{\text{Di8}} \\ \text{B36}  \text{D20}   | Q 0 - 1 R W  |
| B                           | DIGITAL REFERENCES 7 14  | 2 \$\frac{\beta_{32}}{834}  \text{Dia}}{\text{Dia}}\$  \[ \begin{array}{cccccccccccccccccccccccccccccccccccc                    | Q 0 - 1 R W  |
| B —                         | Di RV 1.   | 2 \$\frac{\beta_{32}}{\beta_{34}}  \text{Dia}}{\beta_{36}}  \text{Dia}}   | Q 0 - 1 R HI<br>Q 0 - 1 R W<br>Q 0 - 1 R LO  |
| B —<br>C —<br>C —           | DIGITAL REFERENCES 7 14  | 2 \$\frac{\beta_{32}}{834}  \text{Di6}}{\text{Di8}}\$  \[ \begin{array}{cccccccccccccccccccccccccccccccccccc                    | Q 0 - 1 R HI<br>Q 0 - 1 R W<br>Q 0 - 1 R LO<br>DIG GRD<br>+ 5 V  |
| B                           | DIGITAL REFERENCES 7 14 R59 Ik   | 2   | Q 0 - 1 R HI<br>Q 0 - 1 R W<br>Q 0 - 1 R LO<br>DIG GRD<br>+ 5V<br>+ REF                                  |
| B —<br>C —<br>C —           | DIGITAL REFERENCES 7 14  R59  ANALOG REFERENCES  | 2   | Q 0 - 1 R HI<br>Q 0 - 1 R W<br>Q 0 - 1 R LO<br>DKG GRD<br>+ 5V<br>+ REF<br>- REF                         |
| 8                           | DIGITAL REFERENCES 7 14  RS9  ANALOG REFERENCES  C <sub>1</sub> = C <sub>2</sub>   | 2 \$\begin{array}{c ccccccccccccccccccccccccccccccccccc   | Q 0 - 1 R HI Q 0 - 1 R W Q 0 - 1 R LO DIG GRD + 5V + REF - REF GRD REF                                   |
| B                           | DIGITAL REFERENCES 7 14  RS9  ANALOG REFERENCES  C1 = C2  C3 = C4  | 2 \$\begin{array}{c ccccccccccccccccccccccccccccccccccc   | Q 0 - 1 R HI<br>Q 0 - 1 R W<br>Q 0 - 1 R LO<br>DIG GRD<br>+ 5V<br>+ REF<br>- REF<br>GRD REF<br>D 0 - 1 D |
| 8                           | DIGITAL REFERENCES 7 14  RS9  ANALOG REFERENCES  C1 = C2  C3 = C4  | 2 \$\begin{array}{c ccccccccccccccccccccccccccccccccccc   | Q 0 - 1 R HI<br>Q 0 - 1 R W<br>Q 0 - 1 R LO<br>DIG GRD<br>+ 5V<br>+ REF<br>- REF<br>GRD REF              |

Fig. 6.1.2

# 6.2 THE ANALOG CARD (Figs. 6.2.1, 6.2.2., 6.2.3)


The Analog Card, houses:

- a) all the linear circuit elements,
- b) certain logic circuit elements
- c) overload multiplexer
- d) analog bus multiplexer.

#### ANALOG FUNCTION ELEMENTS

# 6.2.1. Integrators

The basic circuit diagram for the integrators is:



In addition to the above, Mode Control patch points for integrators 0 & 3 are brought out to the patch area. Integrators 1 & 2 are permanently under Mode Control as selected either by the keyboard or from an external source (refer 8.2.5).

The operation of the integrator is as follows:

Field Effect input operational amplifiers (I.C.'s 3,4, 10, 11) are the high gain amplifiers operating in conjunction with precision capacitors (C4, 5, 41, 42, 7, 9) and precision resistors on the patch panel form the basic elements of a standard integrator.

NOTE: Follower amplifiers (I.C.'s 1, 2, 12, 13) have adjustable gain to compensate for small errors in precision capacitor values.

The appropriate summing junction is gated to the Op-amp inputs by IC's 5 and 6 (Quad bilateral electronic switches). Logic control signals - either A and  $\overline{A}$  or OP and R are amplified bu quad comparators IC's 7 and 8. The gates are switches "ON" by a +ve control signal of +8v.

The integrator hold specification (drift in hold) is dependant on 3 key factors, namely the input current of the OP-amp 3140, the leakage of the switch 4066 and the cleanliness of the PC card.

Pre-selected components are available from EAI for service of these circuits. In addition, after servicing, all traces of flux must be removed and the PC card washed with clean Freon in areas that have been serviced. Care must be taken to avoid spraying Freon on to the polystyrene capacitors.

# Integrator Calibration

3 adjustments are provided for each integrator:

- balance - rate for x 1 capacitor, and


- rate for x 100 capacitor

To set BALANCE, select initial condition. Monitor the integrator output. Patch input x 1 to Analog Ground. Set output to zero volts relative to ANALOG Ground.


To set RATE: Method 1 - for absolute value:-

Two comparators are used to provide upper and lower switching points on a ramp in the integrate mode. The time interval between the switching points is adjusted to the appropriate value by means of the RATE adjust potentiometer.

NOTE: Racal model 9905 is a suitable counter-Timer.




Method 2. For relative setting Where a check of integration rate relative to other integrators is required, patch is shown below.



Set v to .500 volts.


Monitor the summer output on an oscilloscope. Set the Rate Adjust potentiometer of each slave integrator to give zero signal.

# 6.2.2. <u>Summers 0-3</u> The basic circuit diagram for the summers 0-3 is:



The circuit diagram shows IC's 14, 15, 16, 17 are the F.E.T. OP-amps for summers 0-3. Their respective balance potentiometers are RV9, 10,11, 12. To balance a summer, patch for unity gain. Connect a Unity gain input to Analog ground. Monitor the output adjust the appropriate balance potentiometer to give zero volts at the summer output.

The basic circuit diagram is:



The summing followers IC's 18,20 reduce the impedance of the summing junction. During summing operation the store IC's 19,21 retain a charge across capacitors C19 and 22 equal to the signal voltage. When switches TR1, TR2 are opened, incoming signals are blocked. The Store IC's retain an output voltage from the Store capacitor equal to signal at the instant of the switch opening.

The series FET (2N4393) is selected for low leakage. The two input FET's (2N4340) are selected as a matched pair to balance the input currents of the output OP-AMP (LF356). Pre-selected components are available from EAI for service of these areas.

To balance the store IC's, operate in track mode, patch to Unity gain. Patch a unity input to Analog Ground. Monitor the output and adjust RV13 or RV14 as appropriate to set the output to zero.

# 6.2.4 Analog Switch (IC23).

A twin dual complementary SPST MOS analog switch is wired to provide dual, double throw action. Input A is switched on with no control signal applied. Active low on the control line switches input A off and input B on.

No adjustments can be made to these functional elements.

# 6.2.5 Q Potentiometers

A four pole changeover relay RLAI is energised by transistor TR3 when an active high signal is received from the Pot set key. The signal inputs H1 and L are switched to +ve Ref and analog ground respectively.

Earlier models were fitted with relays having a 5 volt coil. Current models are fitted with relays with 30 volt coils. All links and relay associated components are factory set for the appropriate relay.

An output from the wiper of the Q potentiometer is taken to the analog bus multiplexer at all times.

#### 6.2.6 Comparators

The voltage comparators used (LM311) are low current input analog comparators, each driving pairs of logic buffers (IC27, 7404), providing true and inverted outputs. Hysterysis is provided by feedback resistors.

#### 6.2.7 Flip Flop

A single dual D Flip Flop IC30, 7474, provides the Flip Flop functions.

# 6.2.8 Power Supply Buffers

The power lines +15, -15, +8, -8, +5 and digital ground are brought in via the 40-way bus and distributed.

To prevent any loading on the REFERENCE supplies and to eliminate voltage drops on distribution lines, +ve Ref, -ve Ref and ANALOG GROUND are buffered by IC's 24,25,26 respectively. Buffering is provided by operational amplifiers operating in the follower mode.

# 6.2.9 Multipliers

The multiplier module used is the AD534JH 4-quadrant multplier. The procedure for checking accuracy of set up is as follows:

- a) Set Zero with X and Y input at zero
- b) Set Balance for equal readings with 2 +ve Ref inputs comparing with 2 -ve inputs.
- c) Set Gain such that all readings are within six digits of full-scale for all four reference input combinations.
- d) Repeat steps a) to c)

The Multiplier is now set for Multiply and Divide modes.

# 6.2.10 Overload

The overload system (FIG 6.2.3) operates by multiplexing the outputs of 14 functional elements to a dual comparator, which has switching points set to register if any function output exceeds  $^+$ -1.10 machine units ( $^+$ 5.5 volts).

Two channel multiplexers (IC34,35 are driven by logic signals (OSA-O4) generated on the display board after being amplified to +8v by IC's 36,38.


The truth table for the multiplexer is:

| I.C. 34INPUTS             | I.C. 35INPUTS | I.C. PIN No. | 9      | 10  | 11   |
|---------------------------|---------------|--------------|--------|-----|------|
| Io                        | \$4           | VA           | 0      | 0   | 0    |
| <sup>I</sup> <sub>1</sub> | \$5           |              | 1      | 0   | 0    |
| I <sub>2</sub>            | MO            |              | 0      | 1   | 0    |
| I <sub>3</sub>            | 'M1           |              | 1      | 1   | 0    |
| So                        | FO ·          |              | 0      | 0   | 1    |
| s <sub>1</sub>            | F1            |              | 1      | 0   | - 1  |
| s <sub>2</sub>            | N/C           |              | 0      | 1   | 1    |
| s <sub>3</sub>            | N/C           |              | 1      | 1   | 1    |
| 0SA3                      | 0SA4          |              | 0SA0 0 | SA1 | 0SA2 |

When the system is patched to set MODE in "hold" when an overload occurs, the comparator switching voltages are lowered by 50mV by IC51 (4016) to ensure that the system remains in a stable HOLD condition.


NOTE: The Field selector for the overload output signal must be set to the number of the field allocated to the analog card. This is done by the digiswitch on the analog card.

NOTE: Ref Dwg 11-045-001 R3 SH1. Where RCA 3140 fitted in summers - IC's 14-21. Balance pot goes to -ve supply, compensation capacitor fitted and 68 ohm resistor fitted in series with output.



DRG. Nº 11-045-0001 OS REV 3
(1 of 3) UPDATED 27/6/79 EM

#### ANALOG PANEL 2 of 3







FIG 6.2.3






FIG 6.2.4

# 6.2.11 Analog Buss Multiplexer

The Analog Multiplexer (Fig 6.2.3) selects the output of functional elements as specified by the keyboard selection and gates the output to the analog bus(A BUS). The level of the signal on the analog bus is converted for display on the Control Card.

Function Element Selection

The truth table for the analog bus multiplexer is:

| IC37<br>INPUTS | IC39<br>INPUTS | IC42<br>INPUTS | IC43<br>INPUTS | IC PIN NO | 9 | 10 | 11 |
|----------------|----------------|----------------|----------------|-----------|---|----|----|
| Io             | s <sub>4</sub> | P <sub>2</sub> | Qo             |           | 0 | 0  | 0  |
| I <sub>1</sub> | S <sub>5</sub> | P <sub>3</sub> | Q <sub>1</sub> |           | 1 | 0  | 0  |
| I <sub>2</sub> | Mo             | P <sub>4</sub> | Ao             |           | 0 | 1  | 0  |
| I <sub>3</sub> | M <sub>1</sub> | P <sub>5</sub> | A <sub>1</sub> |           | 1 | 1  | 0  |
| So             | Fo             | P <sub>6</sub> | N/C            |           | 0 | 0  | 1  |
| s <sub>1</sub> | F <sub>1</sub> | P <sub>7</sub> | N/C            |           | 1 | 0  | 1  |
| s <sub>2</sub> | Po             | P <sub>8</sub> | N/C            |           | 0 | 1  | 1  |
| s <sub>3</sub> | P <sub>1</sub> | P <sub>9</sub> | N/C            |           | 1 | 1  | 1  |

FN2 FN1 FN0

IC's 37, 38, 42, 43 are selected by signals FN3 and FN4 according to the truth table:

|      | FN3 | FN4 |  |  |
|------|-----|-----|--|--|
| IC37 | 0   | 0   |  |  |
| IC38 | 0   | 1   |  |  |
| IC42 | 1   | 0   |  |  |
| 1C43 | 1   | 1   |  |  |

#### Field Selection

The Control CARD selects one of three analog cards in the system using the Field Address signals FAO, FA1, FA2 and FA3, which are decoded by an exclusive OR basis by IC46, 45 and positions 1,2, 3 and 4 of the DIP Switch. The Truth table shows the field selection switch is as follows:

| FIELD                    | SWI | SWITCH |     | SETTING |  |  |
|--------------------------|-----|--------|-----|---------|--|--|
| 6 19 3 BROLD 19 3 D.G. 1 | 1   | 2      | 3   | 4       |  |  |
| 0 mysd eysje             | off | off    | off | off     |  |  |
| in all volt of           | on  | off    | off | off     |  |  |
| 2                        | off | on     | off | off     |  |  |

The switch settings for each analog card in the system must be different. Otherwise, two cards will drive the Analog Bus simultaneously causing erroneous readouts. Also the cards must have sequential addresses. For example, if there are two analog cards in the system they must be set to Field 0 and Field 1. If they are set to Field 1 and 2 or to Field 0 and 2 the system will not operate correctly.


The Field Valid (FD VALID) signal is returned to the Control Board Status register by a board whenever a valid field address is presented to it. If this signal fails to function properly on boards assigned to Fields 1 or 2 the computer will not accept component addresses for these fields. (The Control board does not check this signal for Field 0.) Also, always depress Reset after changing the field select switches because the control board only checks for the fields present in a computer during initialization sequence.

# 6.3 THE POTENTIOMETER PANEL

The potentiometer panel houses 10 potentiometers with buffered outputs. Two flat-strip cables carry signals and power from the Analog Card.

The potentiometer "IN" signal is taken via a relay to the potentiometer. The potentiometer output signal is buffered by an OP-AMP (LF356) and return to the appropriate potentiometer "OUT" patch point. RL 1 and 2 are energised directly from the potentiometer set (P.S.) key on the Keyboard. This key supplies +5v to TR1, (TIP31). The relays then apply +ve Ref to the input of all potentiometers.

Ealier models were fitted with relays having a 5 volt coil. Current models are fitted with relays with 30 volt coils. All links and relay associated components are factory set for the appropriate relay. (Refer Page 6.8).



POTENTIOMETER PANEL CIRCUIT DIAGRAM




FIG 6.3.2

#### FREE FUNCTION SUMMER




FIG. 6.4.1.A

# Setting up Procedure

#### Summer

This unit only requires to be set to zero. With inputs A and B grounded, adjust potentiometer RV1 until the output reads 0.000.




FIG 6.4.1. B

#### FREE FUNCTION MULTIPLIER




FIG 6.4.2

# Setting Up Procedure


#### MULTIPLIER

These units are set up at the factory for optimum performance in the multiplier mode. They may be re-calibrated by the following procedure:-

- (a) Set Zero with X and Y input at zero.
- (b) Set Balance for equal readings with 2 +ve Reference inputs comparing with 2 -ve inputs -
- (c) Set Gain such that all readings are within six digits of full-scale for all four reference input combinations.
- (d) Repeat steps (a) to (c)

The Multiplier is now set for Multiply and Divide modes.

#### FREE FUNCTION LOG MODULE






FIG 6.4.3.B


# LOG/ANTILOG - Setting Up Procedure


The operating point of this module is preset at the factory for optimum performance.

Note that Potentiometer RV3 (10K ohm) must not be adjusted.

With B and C connected, fee -.01 MU to input A (ensure that this is exactly -50.0mV). Adjust RV2 so that the output D is zero. With an input of -1.000 MU, adjust RV1 such that output D is +1.000.

#### FREE FUNCTION SIN/COSINE MODULE





# SIN/COS - Setting Up Procedure


FIG 6.4.4

A single potentiometer is provided to allow the outputs of the two Sine and two Cosine quadrants to be balanced.

With a  $45^{\circ}$  (+.500 Machine Unit) input to input A (Sine), adjust the Potentiometer such that the output (C and D) reads +.707 on the display. Check that an input of -.500 gives an output of -.707.

With a +.500 input to input B(Cosine), check that the output reads -.707. Similarly, an input ot -.500 should give an output of +.707.

Readjust the potentiometer if necessary such that the output errors are minimised.






FIG 6.2.5

# VECTOR - Setting Up Procedure

A potentiometer is provided to allow the outputs from the four quadrants to be balanced.

Apply +.707 to inputs A & B, adjust the potentiometer so that the output C is +1.000.

Apply -.707 to inputs A and B. Output reading should be -1.000. Apply +.707 to A and -.707 to B, not reading.

# Vector - Setting Up Procedure (cont'd)


Apply -. 707 to A and +. 707 to B, note reading.

Readjust the potentiometer if necessary so that the output errors are minimised.

# EAI 1000

# SPECIAL FUNCTION MODULES

The special function modules are fitted to the analog card in the positions shown and held in place by two screws and a spacer. These are provided with the module when the module is purchased separately as an expansion item.



Connections are made to the special functions from SK H.  $F_1$  is the first function fitted and  $F_0$  when fitted is connected to SK2 of  $F_1$  for each analog card. All power supply lines for  $F_0$  are fed from SK H via  $F_1$ .

#### 7.1. OVERLOAD DISPLAY

The overload system is independent of the microprocessor and comprises:

- a) the overload clock
  - a 4 bit address counter
  - 3 x 16 bit decoder (14 only used)
    (These are located on the display card)
- b) address decoder
  - overload multiplexer
  - overload detector

(These are located on the Analog Card).

A separate 16 way flat strip cable carries signals between the two sections.

The clock operates at approximately 10-15KHz, driving a 4 bit address binary counter (I.C. 14, 7493N). The 4 bit address simultaneously activates the decoder (on the display card) and the overload multiplexer (on the analog card).

When an overload is detected on any of the 3 fields, the appropriate decoder is activated enabling the overload LED.

NOTE: that all analog cards (to a maximum of 3) fitted into an EAI-1000 system are scanned simultaneously. The field position of the analog card.

#### 7.2 FUNCTION DISPLAY SECTION

This section is driven from the microprocessor via the interface (5.2.2), All data is carried to the display card on the Data and DSW buses. The interface decodes information and provides the display card with data plus DSW (Device Select & Write) signals appropriate to that data. The DSW lines are active low, enabling the latch decoders to accept and hold the appropriate data.

Data lines  $D_0$  -  $D_3$  are used to transmit information for all function, field, function number displays.  $D_0$  -  $D_3$  are also used for '+1' and  $10^{-2}$  displays.  $D_{4-7}$  are used for  $10^{-1}$  and  $10^{-3}$  displays.

#### CHAPTER 7

### 7. DISPLAY MODULE

The Display Module provides the readout of information of the EAI-1000 to the User. The P.C. card supports two independent sections,

- a) for overload display, and
- b) for function, field, function number and value display.





Fig7.1.A



(COMPONENT SIDE)

Figure 7.2





Fig. 7.1B



#### 8.0 CONTROL MODULE

# 8.1 Control Module Functions (Fig 8.0)

The control module contains all the control logic associated with the EAI-1000, the trunk selection and readout multiplexer, and analog mode control circuits. In addition the power supply, which provides the three regulated voltages required by the computer, is part of the control module. The control module also contains the slide housing and decode logic for the keyboard. The interconnections with the rest of the system are accomplished by means of ribbon cables.

The analog function elements (excepting Trunks) are addressed by sending address from the Control Module to the Analog Modules Multiplexer. These gate the analog output of the component to the analog bus for the A-D convertor on the Control Module to convert for subsequent processing by the microprocessor. These analog elements are addressed indirectly by the operator input on the keyboard.

8.4

#### 8.2 CONTROL MODULE CIRCUIT DESCRIPTION

#### 8.2.1 Power Supply

The power supply is located on the Control Card. Incoming mains is stepped down by transformer TR1. Three secondary windings supply 2 x 20v at 1 amp, and 9v at 3 amps. IC regulators 1,2,3 and 6 supply the main analog and digital power lines. IC13 feeding transistor regulators 4 and 5 supply the +ve and -8v lines.

NOTE: In early model systems all power lines have solder links at the power supply output. These enable breaking of any power line for fault finding purposes

Links 5 and 6 enable the EAI 1000 to operate alone or slaved to another EAI 1000 and retain a true ground reference.

For single unit operation link 6 is closed - taking analog ground to the Ground Plane Reference Point. For slave operation, link 6 is opened and link 5 closed. This transfers the analog ground of the slave system to the Ground Plane Reference Point of the Master Unit, via the slave cable.

In later models, this linking is done on the slave/trunk connection.

For single system operation, link Analog Reference to Analog Ground (21,22 - 43,44). In slave mode, Analog Reference of the slave is connected to Analog Ground of the Master computer.

# 8.2.2 Auxilliary Power (Refer page 2.16)

All power lines are available at the slave/trunk connector via solder links located under the microprocessor card. These are provided for supplying power to a single VDFG (11.2-0034) only and are not recommended for use as general purpose power supply points.

After the full address is given to the microprocessor, the appropriate analog channel is selected and conversion in the A/D converter is initiated.

The converter status is gated to the microprocessor via IC37 and monitored for a not busy condition, at which time the converter is read.

The microprocessor performs a binary to BCD conversion and presents it to the display board.

This process is continued until another keyswitch is depressed, at which time a new function is initiated.

A 13 bit A/D converter is used, which presents its data in the form of an 8 bits during DSR5 for the low order data and 5 bits during DSR4, representing the high order data. Overflow is also detected and presented to the microprocessor as one of the status bits.

- a) Check both + and -ve reference lines are currect on the control board.
- b) Reset the microprocessor (this ensures that no function is being addressed).
  - c) With a clip lead, short analog bus pin to analog ground pin (on the control card).
  - d) With DVM connected to A/D pin 5, set R61 to give DVM reading of 0.0000.
  - e) With clip lead, connect analog bus pin to + ref on control board.
  - f) Adjust R57 to give 1.000 on display board.
  - g) With analog bus connected to -ve ref, ensure display reading is-1.000. Max error here is +1 digit. If error is more than ±1 digit, check frequency of A/D (pin 15) is between 500 and 700 KHz. Select C28 (nominally 22pf) to correct frequency if not within this range.
  - h) Ensure A-D ramp (pin 6) is not flattening on the top of the waveform.

    This is a second check for correct frequency.
    - i) The A-D on the control board is now correct. Check and reset if necessary, all reference and ground buffers on each analog card.

# 8.2.2 Control Board

The Control Board (Ref Fig 8.2.2) provides the logic required to drive the display, multiplex the keyboard, select analog channels and control the A/D converter.

Data and address bus signals are initially buffered by IC43, IC38 and IC34 respectively.

The  $\overline{\text{RD}}$  and  $\overline{\text{WRT}}$  from the microprocessor are delayed by IC33/6 and IC33/8 respectively and gated with A15 to provide settling time for the data bus and select logic for the tristate buffers IC42 and IC38.

IC25 is the decoder used to supply the write data strobes (DSWØ through DSW12) to enable the microprocessor to control the output peripherals (display, analog multiplexor).


IC20 decodes the read data strobes (DSRØ - DSR8) to input the data from the keyboard and A/D converter to the microprocessor.


The keyboard is scanned by firmware and is input via IC32 to the microprocessor data bus.

IC18, IC22 and IC29 latch the data bus to control the analog multiplexer.

IC41 buffers the data bus to the display board. IC36 buffers the data from the A/D converter IC35.

The microprocessor continuously scans the keyboard. When a switch is selected the firmware responds accordingly. When a function key is depressed then the firmware immediately displays the function and then returns to scan the keyboard.









Fig. 8.2.2 C



transfer determined by using  $\overline{\text{RD}}$  or  $\overline{\text{WRT}}$  signals from the microprocessor.

The control board device addresses reside in the upper 32K-addressing range of the microprocessor and address bit 15 (A15) is used to select either the normal memory access (A15 low) or the peripheral elements (external to the microprocessor board) within the system (A15 high).

Since only the four low order address lines are decoded on the control board a maximum 16 input devices and 16 output devices can be implemented.

There are a number of MOS LSI devices used on the microprocessor card, most of which are susceptible to static changes.

Initialization of the control program is activated by the RST (RESET) key on the keyboard. This puts an active low signal directly into the 8085up.

#### 8.2.3 Microprocessor Card (Ref Fig 8.2.3)

The EAI-1000 system derives its overall control from the microprocessor card. The microprocessor is an Intel 8085 which incorporates a multiplexed Data address bus.

Two kilobytes of EPROM (IC3, IC6) contain the basic operating firmware and 256 bytes of RAM (IC7, IC8) is used by the firmware for the storage of data and variables

IC9 position is provided for future memory expansion on the microprocessor board. Further memory expansion is possible with the on board decoding for up to 7K bytes of EPROM (IC5) and 1.5K bytes of RAM (IC4) total. A daughter board is required to fully utilise this capacity.

An 8212 eight bit latch (IC2) sychronized by the ALE signal holds the low order eight bits of the address bus to allow sixteen address lines to be utilised through the 8095 instruction cycle.

Data and address bus buffering is not performed on the microprocessor card but all the data lines, FIVE address lines (AO, A1, A2, A3, A15) and control signals (RD, WRT) are present at the control board edge connector. These signals are buffered and further decoded on the control board to achieve device selection and data transfer to/ from the various devices within the computer.

Interchange of data between the microprocessor and the control board peripherals is through memory mapping techniques.

The device address is decoded and the direction of data




FIGURE 8.2.3




FIG. 8.2.3B.

### KEYBOARD




FIG. 8.2.4

#### 8.2.4 Keyboard

Instructions for control of the computer are entered via the keyboard. Electrically the keys are organised into four groups

- a matrix in a 6 x 4 matrix
- mode control keys
- potentiometer set
- reset

The 6 x 4 matrix is arranged as 4 rows x 6 columns. The microprocessor scans each row in turn (by lines DSP  $_{0-3}$ ). A key depression is recognized by the appropriate DSR line activating (logic high) the appropriate column. This information is processed on the microprocessor card.

The mode control keys have LED displays to indicate that the keyed state has been selected by the mode circuits. The mode keys operate by applying logic ground to mode select lines. The Potentiometer Set key applies +5y directly to the relays on the analog and potentiometer circuits. The Reset Key operates directly into the microprocessor. When depressed the whole microprocessor programme is reset to start. The reset key should be depressed after switch on or after analog card cabling has been disconnected.

#### 8.2.5 Mode Control

The mode control circuitry generates two signals for the control of integrators plus a ramp to drive the x axis of a plotter or display oscilloscope. IC 9 acts as a keyboard buffer and a selector for internal/external control. I.C.'s 6, 7, 14, 8 generate A &  $\overline{A}$  signals as defined by the following truth table.

| MOI | DE              | Α           | Ā           |
|-----|-----------------|-------------|-------------|
| OPI | ERATE           | 0           | 1           |
| IN  | ITIAL CONDITION | 1           | 0           |
| HOI | LD              | 1           | 1           |
| RE  | P-0P            | Alternating | Alternating |




FIG 8.2.6

I.C.3 generates the ramp which operates between OV and 5 V. Its operation is an integrator with the rate of integration determined by a variable input voltage. When in IC or Operate Mode, IC 3 (RCA 3130) integrates into saturation at +Ref or analog ground. This provides accurate reference points for setting the limits of a plotter.

When REP-OP is selected comparators (IC 10) switch (IC 8) the system from I.C. to OP modes as the ramp approaches its limits. To compensate for the reduction in the ramp amplitude two amplifiers (LM 747) are switched to a higher gain.

Three preset potentiometers enable correct setting of:

| zero   | wind is | IC mode    | tarboe. | R112 |
|--------|---------|------------|---------|------|
| +5v    | 81711   | OP mode    | 13-00   | R102 |
| ramp a | mplitud | e - REP-OP | ia Jas  | R100 |

#### 8.2.6 Trunks Multiplexer


The trunks multiplexer is located on the Control Card. The multiplexers (4  $\times$  I.C. 4051) are in two pairs adjacent to the trunks connectors.

I.C.'s 11, 14, 15 decode the function and address line ( $F_{n0-4}$ ,  $F_{A0-3}$ ). The multiplexer control signals are amplified by IC's 12, 19 (LM 339).

The addressing of TRUNKS is a special case of addressing as the trunks are universal to all fields. The FIELD display is therefore utilised with the FIELD NUMBER display to show the TRUNKS from 0-23.


The signals on the address lines which activate the trunks multiplexer are:

| $F_{A_3}$ | FA2. | F <sub>A1</sub> | FAO |
|-----------|------|-----------------|-----|
| . 1       | 1    | 0               | 0   |



The signals on the number lines which activate the specific trunk selection are:

| TRUNK | F <sub>N4</sub> | F <sub>N3</sub> | F <sub>N2</sub> | F <sub>N1</sub> | F <sub>No</sub> |
|-------|-----------------|-----------------|-----------------|-----------------|-----------------|
| 0     | 0               | 0               | 0               | 0               | 0               |
| 1     | 0               | 0               | 0               | 0               | 1               |
| 2     | 0               | 0               | 0               | 1               | 0               |
| 3     | 0               | 0               | 0               | 1               | 1               |
|       |                 |                 |                 |                 |                 |
| 23    | 1               | 0               | 1               | 1               | 1               |



#### 9.0 DIGITAL TRAY

The circuitry contained in the Digital Tray is distributed on the three modules, namely: (a) the Digital Main Card (b) the Digital Patch Pan and (c) the Digital Control Panel; as shown on the functional diagram (fig. 9.1)

#### 9.1 Functional Diagram (Fig 9.1, below)

#### 9.2 Digital Patch Panel

The circuit elements mounted on the PATCH PANEL are the AND/NAND gates. All other patch points are connected via the 40-way connectors to the Digital Main Board.

#### 9.3 Digital Control Panel


The Control Panel houses two oscillators for clock signal generation plus decoding circuits for the Mode Control signals.


IC6 (MC14555) decodes the OP and R lines providing stop and run commands to the clock (IC 7), which comprises two oscillators. IC7B is the variable clock.


The frequency is controlled by RV3 to cover 10KHz to 1KHz. The outputs of both oscillators are fed to patch eyelets, one of which is selected by patching to drive the -10 counters. IC's 3 and 4 (dual decode counter divide the clock output in decades, thus providing the clock bus signals.

#### 9.4 Digital Main Card

Circuit diagram 11-045.0003 (Fig 9.4., page 9.5) shows the circuit elements on the main card. The DAC/DAM and General Purpose lines run through the card to a rear connector. These are a provision for future expansion in features.











FIG 9.4.1

SKT E

DRAWN. DATE.




DRG. Nº 11-044-0001-0A REV. 1

FIG 9.3.2

EAI-Electronic Associates Pty
TITLE. DIGITAL CONTROL PA
NO. LAYOUT DIAGRAM
PROJECT. E.A.I. 1000

DRAWN. DATE. DESIGNER SH
V.G. R. 26-2-79



DRG. Nº 11-045-0003 OA REV. 1

TITLE. DIGITAL MOTHER BOARD

NO. COMPONENT LAYOUT

PROJECT.

EAL 1000

DRAWN. DATE.
V61 19-2-79 DESIGNER SHT. NO.

PARTS LIST
ANALOG CARD
11-45-0001

| ITEM  | DESCRIPTION  | DWG. REF.           | SOURCE                                | MAKE               | SUPPL: |
|-------|--|---------------------|---------------------------------------|--------------------|--------|
| 32    | RESISTOR 10K   | R7,8,11-20,27-32,   |                                       | man E              |        |
|       | A DESCRIPTION OF THE PROPERTY OF A PROPERTY  | 35,36,39,40,43,45,  | II U II |                    |        |
|       | 1013 (101 - 101 - 102 - 103 -  | 48,49,134,142-145   | GEO BROWN                             | IRH                |        |
| 33    | RESISTOR 10K .25%  | R4.24.112.21        | MULTIBRAND                            | R'STEIN            | 10K25  |
| 34    | RESISTOR 22K   | R47                 | GEO BROWN                             | IRH                | CR25   |
| 35    | RESISTOR 27K   | R95-104,107-110     |                                       | II .               |        |
| 36    | RESISTOR 100K  | R34,38,70-74,88,89, | n make di                             |                    |        |
| 30    | HIGHAY BY STATE SEPANDICE AND ACTION   | 91-94,105,106,111,  |                                       | 10W 7 4            |        |
| Jin A | \$3070X[1 ] 1101A10T[1 3.3   | 140,141             | <b>10</b> - 10                        | III III S          |        |
| 37    | RESISTOR 100K .25%   | R127-129,135,1,2,3, |                                       | 1,2017             |        |
| 37    | Esta- miss atomprones 19.45  | 5,22,6,25,26,113-   | MULTIBRAND                            | R'STEIN            | 100K   |
| Pg a  | AS PLA DIGISKI I   | 116.                | MEHRADE                               | 11-11              |        |
| 38    | RESISTOR 220K  | R68,84,85,126       | GEO BROWN                             | IRH                | CR. 25 |
| 39    | RESISTOR 1M  | R23,44,122,123,     | 374 - 0                               |                    | -4     |
| 33    | DESCRIPTION AND ADDRESS OF THE PROPERTY OF THE | 136-139             | 11 (7)                                | _ n                |        |
| 40    | PRESET POT 10K TRIMPOT   | RV1,2,5,6,9-12,19,  | SOANAR                                | 11.31              |        |
| WAL   | Edit EstataMany XXXX   | 15-17,20,22, 23,    | dike.                                 |                    |        |
|       | - VIII - TOTAL   | 27-30               | OCHZ NOISH                            |                    | VTP-1  |
| 41    | PRESET POT 100K TRIMPCT  | RV3,4,7,8,13,14     |                                       | 6/18/7L/8 (18      | VTP 1  |
| 42    | PRESET POT 2K TRIMPOT  | RV18,21             |                                       |                    | VTP-2  |
| 43    | CAPACITOR 68pf CERAMIC   | C2,3,8,9            | CEMA                                  | PHILIPS            | 632-3  |
| 44    | CAPACITOR 680pf CERAMIC  | C50,30,31           | H 57897                               |                    | 630-0  |
| 45    | CAPACITOR 1000pf CERAMIC   | C72-79              | UNU "IJUP" R                          | file in the little | 630-   |
| 46    | CAPACITOR 2700pf 100V +10% POLY  | C43-46              | SOANAR                                |                    | 1031   |
| 47    | CAPACITOR 4700pf 100V +10% POLY  | C19,22              | TO HIVE MUT                           | 1838               |        |
| 48    | CAPACITOR .Oluf CERAMIC  | C1,11,16,17,24,28,  | nno trate nici                        |                    |        |
|       | *06*//566-26*01/   | 29,33,34,36,38,39,  | TOTAL BUS                             | 12.57              |        |
|       | 900  | 49,52,53,55,56,     |                                       |                    |        |
|       |  | 64-68,80,81         | CEMA                                  | .01ufCER           | 629-   |
| 49    | CAPACITOR .0105uf ±2% P/S  | C4-7                | ALLIED CAN                            | TCS                | .010   |
| 50    | CAIACPTOR .1mf CERAMIC   | C10,25,40,60,71,    |                                       |                    |        |
|       |  | 18,51,82-87         | - AEXIC. BV.)                         | LESS L             | 5      |
| 51    | CAPACITOR 1.05mf ±2% POLY/STYR   | C41,42,47,48        | 11 36 38VI                            | 11                 | 1.05   |
| 52    | CAPACITOR TANT 10mf <sup>2</sup> 20V   | C20,24,26,35,32     | ıı .                                  | 11                 |        |
|       |  |                     |                                       |                    |        |
| 1     |  |                     |                                       | and the second     | 1      |

## PARTS LIST ANALOG CARD

| 11 | -45- | 0 | 0 | n | 1 |
|----|------|---|---|---|---|
| 11 | -40- | u | U | u |   |

| ITEM | DESCRIPTION                  | -0001<br>DWG. REF.  | SOURCE                             | MAKE              | SUPPLI<br>MFG RE |
|------|------------------------------|---------------------|------------------------------------|-------------------|------------------|
| 1    | IC LM311                     | IC28,29,47,50,      | ICS                                | NS                | LM311N           |
| 2    | IC LM339                     | 107,8,22,36,38,41   | п                                  | 11                | LM3391           |
| 3 .  | IC LM741                     | 1024,25,26          | 11                                 | II .              | LM7.411          |
| 4    | IC LM747                     | IC1,2,12,13         | " ya c na                          | "                 | LM7471           |
| 5    | IC CA3140T                   | IC3,4,10,11         | AMTRON                             |                   | CA3140           |
| 6    | IC LF356                     | IC14 - 21           | ICS                                | "                 | LF3561           |
| 7    | IC 4016                      | IC51                |                                    | 11                | CD401            |
| 8    | IC4051                       | 1034,35,37,39,42,43 | II                                 | н                 | CD405            |
| 9    | IC 4066                      | 105,6               | TOTAL                              | MOTOROLA          | MC140            |
| 10   | IC 74LS00                    | IC9,49              | ICS                                | NS <sup>-3</sup>  | DM74L            |
| 11   | IC 74LS04                    | IC27,44             | 11                                 | н                 | DM74L            |
| 12   | IC 74LS10                    | IC40                | 11 ,                               | 11                | DM74L            |
| 13.  | 1C74LS20                     | 1C45                | Hack do                            | "                 | DM74L            |
| 14   | IC 74LS74                    | IC30                | . 11                               | 11                | DM74L            |
| 15   | IC 7486                      | IC46                |                                    | 11                | DM748            |
| 16   | IC TL191                     | IC23                | H YOU S                            | TEXAS             | TL191            |
| 17   | IC AD534J                    | IC31,32             | PARAMETERS                         |                   | AD534            |
| 18   | TRANSISTOR 2N3646 (P/N 3646) | TR4                 | ICS                                | RIFA              |                  |
| 19   | TRANSISTOR FET2N4393         | TR1,2               | H TOWN                             | 22300             |                  |
| 20   | TRANSISTOR FET 2N4340        | TR(5,6), (7,8)      | II<br>IT MA TOA                    | -                 | TCHED F          |
| 21   | TRANSISTOR TIP31             | TR3                 | 11-                                | DATE:             |                  |
| 22   | DIODE IN914                  | D1                  | "                                  | . TEXAS           | IN914            |
| 23   | RELAY 4 POLE C/O             | RL1                 | MULTIBRAND                         | CONTRACTOR OF THE | 26/40            |
| 24   | RESISTOR 180 ohm             | R42                 | GEO BROWN                          | IRH               | CR25             |
| 25   | RESISTOR 470 ohm             | R46                 | "                                  | "                 |                  |
| 26   | RESISTOR 820 ohm             | R11,20              | 11                                 | "                 |                  |
| 27   | RESISTOR 1Kohm               | R9,10,52-59,77,90,  |                                    |                   |                  |
|      |                              | 117,118             | "                                  | "                 |                  |
| 28   | RESISTOR 1K2                 | R41                 | n n                                | "                 |                  |
| 29   | RESISTOR 2K2                 | R33,37,60-67,80-83  | the design of the same of the same | 10000             |                  |
|      |                              | 86,87,124,125       | ll ll                              | "                 |                  |
| 30   | RESISTOR 3K9                 | R50,51              | "                                  | "                 |                  |
| 31   | RESISTOR 5K6                 | R75,76              | 1 001                              | nadas -           |                  |
|      |                              |                     |                                    |                   |                  |

#### PARTS LIST

#### POTENTIOMETER PANEL

|      |  | 11-42-0001   |                        |           |                  |
|------|--|--|------------------------|-----------|------------------|
| ITEM | DESCRIPTION                                      | DWG. REF.  | SOURCE                 | MAKE      | SUPPLI<br>MFG RE |
| 1    | PC CARD  | 042-0100   | HUL THAT BUT           | DARAD     |                  |
| 2    | LEGEND PANEL                                     | 11-042-0001L   | PH'TRONICS             | AMADE 1   | E FAM            |
| 3 .  | IC TL083   | IC1-5  | ICS                    | TEXAS     | TL083A0          |
| 14   | TRANSISTOR TIP31                                 | TR1 3.156A   | Ha KAL <b>U</b> (2012) | M ON 1 3  |                  |
| 5    | POTENTIOMETER 10K CERMET                         | VR11-20  | - se#971kg             | SOANAR .  | VTP 10           |
| 6    | POTENTIOMETER 10K 4T                             | VR1-10   | MORGANITE              | MORGANITE | 19M121           |
| 7    | RELAY 6P c/o                                     | RL1  | M'BRAND                | DAVALL    | 466cc-           |
| 8    | RELAY 4P c/0                                     | RL2  | La core sione.         | 11.11     | 244cc-           |
| 9    | DIODE IN914                                      | D1   | ICS                    | TEXAS     | IN 91            |
| 10   | CAPACITOR 0.1 CER                                | C1-5   | n n                    | 11        | Talveis.         |
| 11   | LED - HIGH EFFICIENCY                            | L1   | ÅT                     | HP        | 5082-40          |
| 12   | 16 PIN DIL SKT                                   | SKT P.Q.   | XENITEC                |           | ICN163           |
| 13   | RESISTOR 10K                                     | R2   | RIFA                   | IRH       | GLP              |
| 14   | RESISTOR 2K2                                     | R1   | 11                     | ш         | 70124            |
| 15   | RESISTOR 8K2                                     | \$170  |                        |           | 1117 61.5        |
| 16   | CAPACITOR 68pf                                   | 1 1698   | 0.70                   |           | OR THE           |
|      | Sec Ball Cos                                     | 1632.44.36-46.40   | 87                     |           |                  |
|      | er adversen                                      |  | source                 |           |                  |
|      | 4F 2 ( C1E2                                      | - Ira  |                        |           | Telepolis        |
|      | 50 AMSON   | News .   | E A SAMPLES            |           |                  |
|      | Decretor - 100 min                               |  | D3-02A                 | THUI I    | el pos           |
|      | puguidana a saniahsa                             | The state of the s |                        |           |                  |
|      | one (4 mm) a 1 mm losse                          | 119.30 130 - T   |                        |           |                  |
|      | are strong - A20 John                            | 102.02.112   |                        |           |                  |
|      | averting contain                                 | 963.49.321   |                        |           |                  |
|      | Larger I was a see a see                         | 418 90 100   | 7-11-11-11-1           |           |                  |
|      | Lagordona ogo                                    | - 191 KD TK KB TK  |                        |           |                  |
|      | escitore ave                                     |  |                        |           | -                |
| -    | necessary and oil                                |  |                        |           |                  |
|      | president and 1                                  |  |                        |           |                  |
| -    | Description for                                  | 315 2n 22 2n n   | <del> </del>           |           |                  |
|      | <del>                                     </del> |  |                        |           |                  |
|      |  |  |                        |           | 1397             |
| V    |  |  |                        | -         |                  |
|      |  |  |                        |           |                  |
| 1    |  |  |                        | 138 185   |                  |

PARTS LIST ANALOG CARD

11-45-0001

|        | -11  | -45-0001  |                 |   |                |
|--------|--|---|-----------------|---|----------------|
| ITEM   | DESCRIPTION  | DWG. REF.   | SOURCE          | MAKE  | SUPPL<br>MFG F |
|        | CAPACITOR TANT 10mf 35V  | C27   | ICS             | 10.20   |                |
| 53     |  | F.G.H.J.  | XENITEC         |   | ICN16          |
| 54     | 16 WAY DIL SOCKET  | K,L   | AMPEC           | HIROSE  | 3E26F          |
| 55     | 26 WAY PLUG  | E 2.12.18   | Skor 11/3       | and are   | 3E40P          |
| 56     | 40 WAY PLUG, RIGHT ANGLE   | DIP SW  | XENITEC         | 83709   | GF008          |
| 57     | DIGI SWITCH  | R69,78  | GEO BROWN       | IRH   | CR25           |
| 58     | RESISTOR 2K7 5%  | 1003,70   | TOTAL           | MAJER   | 8059           |
| 59     | TRANSISTOR SKT 3 WAY   | 12 GH 35.37.39.42.43  | I I III da      | ra 123  | 805-           |
| 60     | TRANSISTOR SKT 6 WAY   | 1   | TALATAKA S      | Coord 4   |                |
|        | Ask(0) 201   | 1 100 49  | in Kar n sint   | (fagaz)   |                |
|        | L MERKS P  | - 45 Kg   | de Prima madu   | " (B.L.   |                |
| MR L   | C 284 104 TA   |   | Ty2 .130        | regard  |                |
| orles. | С 741.910 эвтэмэх  | 3. 13 2年  | 125 923         | 85239   |                |
|        | <b>自由</b> (1111)   |   | 1 2 2 2 2       | 707030  |                |
|        | C 7413721 B  | - 14892   | 343 35          |   |                |
|        | 8 7484   |   | 4 N/8 /         |   |                |
|        |  | . 114   |                 |   |                |
|        | 5,305,40   | 11.31.38  | TO VALUE IS NOT | THE RESERVE TO SERVE | -              |
|        | and the state of t |   | -               | -   | -              |
|        | ROMSTATOR EETEN4198  |   |                 |   |                |
|        | RANKINIOR PET ZINGBR   | [ ] [ [ [ ] [ ] [ ] [ ] [ ] [ ] [ ] [ ]   |                 |   |                |
|        | RESISTATOR STEED   |   |                 |   |                |
|        | TRUDE AREAS  |   |                 |   |                |
|        | THE RESERVOY   |   | AIL LEAGUE      | N.C.L.  |                |
| -      | PSTATION 1800 Date   |   | ER J BROWN      |   |                |
| -      | t eststor 470 obat   |   |                 |   |                |
|        | SCHOOL BY BY STUBBLE   | THE HOLEV   |                 |   |                |
|        | A CONTRACTOR LANDS   | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   |                 |   |                |
|        | E COLUMN AND LESS OF THE COLUMN AND LESS OF T | The latest |                 |   |                |
|        |  |   |                 |   |                |
|        | I ESTOTIAN THE   | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   |                 |   |                |
|        | 1 (213) 8 (18  | 187,174,175   |                 |   |                |
|        |  |   |                 |   |                |
|        | 1 12 12 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  |   |                 |   |                |
|        | TAISTIN WAS A S  |   |                 | -   |                |
|        | i i  |   |                 | -   |                |
|        |  |   |                 |   | 1              |

## PARTS LIST CONTROL CARD

| 11-02-0012 | 11 | _ | 02 | -0 | 0 | 1 | 2 |
|------------|----|---|----|----|---|---|---|
|------------|----|---|----|----|---|---|---|

| ITEM | DESCRIPTION        | DWG. REF.           | SOURCE                          | MAKE  | SUPPLI<br>MFG RE |
|------|--------------------|---------------------|---------------------------------|-------|------------------|
| 1    | PC BOARD           | 11-060-0001         | AUTRON OF                       | SMELL |                  |
| 2    | IC LM339           | IC10,12,19          | ICS                             | NS    | LM339N           |
| 3 .  | IC UT747           | IC4,13,16,39        | OWNEOU BE                       | H     | LM747C           |
| 4    | IC 3130            | IC3                 | STEPTEMOTE                      | STORE |                  |
| 5    | IC 4016            | IC1,2               | ICS                             | NS    | CD4016           |
| 6    | IC4051             | IC17,23,24,43       | w <sub>2</sub> <b>"</b> (4£ 907 | 1200  | CD4051           |
| 7    | IC 74LS00          | IC8,21              | HI HAMIS                        | H .   | DM74LS           |
| 8    | IC 741S04          | IC5,15,26,27,28,44. | n n                             | н     | DM74LS           |
| 9    | IC 74LS10          | IC11                | SE NOT NOT                      | н     | DM74LS           |
| 10   | IC 74LS13          | IC33                | 11                              | H     | DM74LS           |
| 11   | IC 74LS20          | IC6,7,14            | <b>"</b> (# 80)                 | H     | DM74LS           |
| 12   | IC 7425            | IC31                | ш                               | 0     | DM7425           |
| 13   | IC 74LS75          | IC18,22,29          | n.                              | II .  | DM74LS           |
| 14   | IC 74LS121_        | IC30                | AJF                             |       | 74121            |
| 15   | IC 74LS138         | IC20                | ICS                             | 4     | DM74LS           |
| 16   | IC 74LS154         | IC25                | THUR TOLL                       | ha II | DM74LS:          |
| 17   | IC 81LS95          | IC32,34,36-38,40-42 | . 11                            | n     | DM81LS           |
| 18   | IC MP7550BD        | IC35                | AMPEC                           | MPS   | MP7550           |
| 19   | IC 74LS157         | IC9                 | ICS                             | NS    | DM74LS           |
| 20   | IC AD580           | IC45                | PARAMETER                       | S AD  |                  |
| 21   | RESISTOR - 100 ohm | R117                | RIFA                            | IRH   | GLP              |
| 22   | RESISTOR - 270 ohm | R115                | п                               | п     | 0                |
| 23   | RESISTOR - 330 ohm | R37-40, 120         | п                               | -n    |                  |
| 24   | RESISTOR - 470 ohm | R41,42,118          | 0                               | п     | II               |
| 25   | RESISTOR - 680 ohm | R43-48,121          | 11                              |       | "                |
| 26   | RESISTOR 1K ohm    | R14,22,123          | n                               |       | "                |
| 27   | RESISTOR 2K2       | R21,49-56, 68-75    | 11                              | n .   | п                |
| 28   | RESISTOR 3K9       | R1,6                | II .                            | н     | 11               |
| 29   | RESISTOR 3K9 2%    | R119                |                                 | н     | 11               |
| 30   | RESISTOR 4K7       | R3,4                |                                 | II II |                  |
| 31   | RESISTOR 10K       | R15-20, 23-30, 60,  |                                 |       |                  |
|      |                    | 62, 66, 67, 76-100, |                                 |       |                  |
|      |                    | 102-104, 110,111    | п                               | п     | 11               |
|      |                    |                     |                                 |       |                  |
|      |                    |                     |                                 |       |                  |
|      |                    |                     |                                 |       |                  |

## PARTS LIST PATCH PANEL ANALOG

11-005-0001

| ITEM             | DESCRIPTION  | DWG. REF.          | SOURCE         | MAKE      | SUP  |
|------------------|--|--------------------|----------------|-----------|------|
| The State of the |  |                    |                |           | MFG  |
| 1                | PC CARD  | 0                  | S 1309/A       | 18 39 [ ] |      |
| 2                | LEGEND PANEL   | (G) H. G           | PH'TRONICS     |           |      |
| 3 .              | ZIF CONNECTOR WITH 6" RELEASE BAR  |                    | WLB            | AMP       | 1-5  |
| 14               | POTENTIOMETER 10K 10T  | RV1,2              | IRH 08         | CTS       | -    |
| 5                | RESISTOR 1K5%  | R59 · ·            | RIFA           | IRH       | GL   |
| 6                | RESISTOR 1M 4w 4%  | R1-3, 8-10, 16-19, | in illumit i   | 10401     |      |
| X BILL I SE      | RAMSISTOR SKY 3 JAY 15,83  | 21-23,26-28,33-35, | DECO LIPTE     | AT DE E   |      |
| 3 10 1 T         | C3,15,26,27,28,484 a 798 ROTEIRMAN   | 40-42,45-47,50     | M'BRAND        | R'STEIN   | 1/8  |
| 7                | RESISTOR 10K 4w 4%   | R6,7,14,15,31,32,  | 9.63.3         | E I CON   | 8    |
| CONTRACT         | EED  | 38,39              | ii sisi        | er ye bi  | 1/8  |
| 8                | RESISTOR 100K \u214W \u214%  | R4,5,12,13,19,20,  | 0844           | 37401# E  |      |
|                  | M - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -  | 24,25,29,30,36,37, | 38             | Y 21      | SE   |
| xxvoq L          | 18,22,29 " "   | 43,44,48,49,53,54, | 97.9           | V JE      | 8    |
| AFT.             | SO NOT OF  | 58                 | n TS137        | n n       | 1/8  |
| 9                | IC 7400  | IC1                | ICS            | NS        | DM:  |
| 10               | CAPACITOR 10uf TAG TANT  |                    | in Mara        | AT DE L   |      |
| 1                | E 1 E 1-05,88-36,68,583  |                    | 269            | 8 31 [ ]  |      |
|                  | 285 I ANDEC I MPS  |                    | oscaás         | M DIE     | 8    |
|                  | 20 201 1 83  |                    | tera.          | 10.7      | 9    |
|                  | AS PARTIMANAN SAN  |                    | 088            | MACOL IN  | DIV. |
|                  | THE TOTAL THE TOTAL TOTA | ini)               | 001 - 901      | 1238      |      |
|                  | # Calculate # A11  | nid                | 0.03 - 20      | REST      | S    |
|                  | 051 06-31  | mê mê              | 108 - 90       | 1239      | 2    |
| -                | 1 12 118   | mil                | s (1) a - 3(0) | 1239      |      |
|                  | 191 HA-10  | 01                 |                | 1838      | a    |
|                  |  |                    | ario 31 sich   | 1239      |      |
| -                | 1 1 2 03 22 0K   | -                  | 282 90         | 1,220     |      |
|                  |  |                    | 0.15 0.15      | 1229      |      |
|                  |  |                    | g ave on       | 11230     |      |
|                  |  |                    | (04 A - 00)    | 1220      |      |
|                  |  |                    | SINT ON        | 1920      | -    |
|                  | 1,00,00=65,0050  |                    | 707 50         | -         | -    |
|                  | 1 1007-97 7/8 498 %  |                    |                |           | -    |
|                  | P-104, Alb., 111, 111, 211, 211, 211, 211, 211, 21   |                    |                |           | -    |
|                  | :  |                    | -              | J         | -    |
| 1                |  | 1                  |                | (         | (    |

## PARTS LIST CONTROL FRONT PANEL

11-020-0001

| DESCRIPTION DESCRIPTION | DWG. REF.   | SOURCE   | MAKE        | SUPPLI                                  |
|-------------------------|---|--|-------------|---|
|                         |   |  | -           | MFG RE                                  |
| LED HIGH EFFICIENCY     | L0,1  |  | -           | 5082-4                                  |
| TOGGLE SWITCH 7213      |   |  |             | 7213                                    |
| IC 74LS00               |   |  |             | DM74LS                                  |
| RESISTOR 330 ohm        |   |  |             | GLP                                     |
| RESISTOR 8K2 2%         |   |  |             | RG <sup>1</sup> / <sub>4</sub>          |
| RESISTOR 10K 2%         | R12   |  |             | ll l                                    |
| RESISTOR 10K .25%       | R8  |  |             |   |
| RESISTOR 100K .25%      | R7  |  |             | Sale .                                  |
| RESISTOR 1M 0.25%       | R6  |  | n           |   |
| RESISTOR 10M 2%         | R5  | RIFA   | A PURI I    |   |
| ROTARY SWITCH           | SW2   | MSP  | MSP         |   |
| POTENTIOMETER 10K 1T    | RV1   | IRH  | CTS         | BL5591                                  |
| RESISTOR 10K            | R1-4  | RIFA   | IRH         | GLP                                     |
|                         | MATE DUMBE  | La FILLA FIQE  | AYAL        |   |
|                         | SID JURUS   | In Igeur Hol   | MANAGES     |   |
| 19,                     | 318933  | A GUEZ MUL   | LI AVIAU    |   |
| MANAUE                  | 62) [   | 101 202 3001   | III SHAD II |   |
|                         | 80) Y   | 101_Sn2_203  | TI AGUD L   |   |
|                         | (3)   | 104. Ent. 301  | MANUS       |   |
| 15-17, 21-26,           | 81 / I  | 108, 0, 201  | I Auga de   |   |
| 35,47,48 EECOMA         | -0  |  |             |   |
| ,43-46 105              | ERAMIC  | o fair to Aug  | 13 4943     | \$3                                     |
| 18, 48                  | -BIMAT 8  | ATT THOUS NOT  | LUAGAS TO A | 84                                      |
| ROBINA S                | ELECTROLYTIC TO   | 108 2200 15  | 11 860      | A)                                      |
|                         | (8)   | 100000000  | II AYLKU Z  |   |
| 8                       |   | Spina  |             |   |
| DAG11 9                 | -6/   | \$1691   | dom j       |   |
| ,2 SQPIMR               | 1311  | 582 (13)   |             |   |
| 32.13191.1              |   | 1044 833   | 1,103%      |   |
| 201                     |   | ys - audio   | O SIGN   T  |   |
| ACTIVAL.                |   |  | TORGET T    |   |
|                         |   |  |             |   |
|                         |   |  |             |   |
| 1                       |   |  |             |   |
|                         |   |  |             |   |
|                         | DESCRIPTION  LED HIGH EFFICIENCY TOGGLE SWITCH 7213 IC 74LS00 RESISTOR 330 ohm RESISTOR 8K2 2% RESISTOR 10K 2% RESISTOR 10K 25% RESISTOR 10K .25% RESISTOR 10M .25% RESISTOR 1M 0.25% RESISTOR 1M 0.25% RESISTOR 10M 2% ROTARY SWITCH POTENTIOMETER 10K 1T RESISTOR 10K | LED HIGH EFFICIENCY  TOGGLE SWITCH 7213  SW0,1  IC 74LS00  RESISTOR 330 ohm  R9,10  RESISTOR 8K2 2%  R11  RESISTOR 10K 2%  RESISTOR 10K .25%  RESISTOR 10 .25%  RESISTOR 10 .25%  RESISTOR 10 .25%  RESISTOR 10M 2%  ROTARY SWITCH  POTENTIOMETER 10K 1T  RESISTOR 10K  R1-4 | DESCRIPTION | DESCRIPTION   DWG. REF.   SOURCE   MAKE |

# PARTS LIST CONTROL CARD

| ITEM | DESCRIPTION 11-02-0  | DWG. REF.                  | SOURCE           | MAKE    | SUPPL<br>MFG R |
|------|--|----------------------------|------------------|---------|----------------|
| TIEM | 300000   | 20 10 11 13                | M'BRAND          | R'STEIN | 1/8w           |
| 32   | RESISTOR 10K 0.25%   | R8,10,11,13                | RIFA             | IRH     | GLP            |
| 33   | RESISTOR 15K   | R101                       | 10.0             | 0       | 11             |
| 34 . | RESISTOR 22K   | R122                       | I e gar          | 10.00   | ,,             |
| 35   | RESISTOR 82K   | R58,106,114,133            | RIFA             | ICS     | 8 8            |
| 36   | RESISTOR 91K   | R109                       | M'BRAND          | R'STEIN |                |
| 37   | RESISTOR - 100K 0.25%  | R63,64                     | RIFA             | IRH     | GLP            |
| 38   | RESISTOR 27K   | R59                        | H. H. Z. H. L.   | il .    | "              |
| 39   | RESISTOR 1M  | R65                        | ICS              | 17239   | VTP-           |
| 40   | TRIMPOT 500 ohm  | R 12,112                   | U                | 101239  | VTP-           |
| 41   | TRIMPOT 1K   | R 2,5,9<br>R 57,61,107,108 | # THE PARTY      | ROTAL   | VTP1           |
| 42   | TRIMPOT 10K  |                            | ELCOMA           | PHILIPS |                |
| 43   | CAPACITOR 68pf CERAMIC   | C14                        | - 11             | ıı ı    | 632-           |
| 44   | CAPACITOR 22pf CERAMIC   | C12,28                     | п.               | 11      | 632            |
| 45   | CAPACITOR 47pf CERAMIC   | C37                        | 1 10 11          | n n     | 632            |
| 46   | CAPACITOR 100pf CERAMIC  | C18,19                     | п                | 11      | 630            |
| 47   | CAPACITOR 220pf CERAMIC  | C40,41                     | SOANAR           |         | 100v           |
| 48   | CAPACITOR 2n2 POLY   | C29                        | 11               |         | 11             |
| 49   | CAPACITOR 4n7 POLY   | C38                        | n                |         |                |
|      | CAPACITOR 3n3 POLY   | C27                        |                  |         |                |
| 50   | CAPACITOR 0.01uf CERAMIC   | C13,15-17, 21-26           | ELCOMA           |         | 629            |
| 1 31 |  | 30-36,47,49                | ICS              |         |                |
| 52   | CAPACITOR 0.1uf CERAMIC  | C20,43-46                  | 103              |         |                |
| 53   | TAG TANT   | C5-12, 42                  | AMTRON           |         |                |
| 54   | TOTAL PROPERTY OF THE PROPERTY | C1,2                       | APTRON           |         |                |
| 55   | 1 1700 4700uf "  | C3,4                       | ICS              |         | II             |
| 56   |  | D1-5                       | 103              | TEXAS   | II             |
| 5    | TNO14  | D6-8                       |                  |         | SI             |
| 5    | THE COST COS   | BR1,2                      | SOANAF<br>IN'ELI |         | P              |
| 5    | THE PURIOR   | BR3                        |                  |         | В              |
| -    | O ZENER DIODE - 12V  | <u>Z1</u>                  | ICS              | PHILI   |                |
| -    |  | D1                         |                  | TILLI   |                |
|      | 1 DIODE  |                            |                  |         |                |
|      |  |                            |                  |         |                |

#### PARTS LIST MICROPROCESSOR CARD

| 1 | 1- | 04 | 5- | 00 | 02 |
|---|----|----|----|----|----|
|   |    |    |    |    |    |

| ITEM | DESCRIPTION                        | DWG. REF.          | SOURCE       | MAKE   | SUPPLIE  |
|------|------------------------------------|--------------------|--------------|--|----------|
| 1    | P.C. BOARD                         | 11-045-0002        | P'TRONICS    |  | MFG REF  |
| 2    | IC 2758                            | IC3,6              | AJF          | INTEL  | B2758    |
| 3    | IC 74LS04                          | IC12               | ICS          | NS   | DM74LS0  |
| 4    | IC 8085                            | IC1                | AJF          | INTEL  | P8085A   |
| 5    | IC 8111A-4                         | IC7,8              | 11           | INTLL  | P211A-4  |
| 6    | IC 8212                            | IC2                | п            | н  | P8212    |
| 7    | IC 74LS138                         | IC4,5              | ICS          | NS   | DM74LS1  |
| 8    | RESISTOR 1K                        | R1                 | RIFA         | IRH  | GLP      |
| 9    | RESISTOR 10K                       | R3                 | 11           | II   | II       |
| 10   | RESISTOR 15K                       | R2                 | II. RETE     | EA BOS IN IN   | 11       |
| 11   | CAPACITOR 33pf CERAMIC             | C1                 | ELCOMA       | PHILIPS  | 632-1022 |
| 12   | CAPACITOR O. Oluf CERAMIC          | C2,3,4,6,7,8,9     | gen penazi   | THE STATE OF THE S | 629-0310 |
| 13   | CAPACITOR 10uf TAG TANT            | C5 YANGE           | ICS          | TANTALEX   |          |
|      | MARKADI NORTHA J                   | 84/4               | NO TRUEVOL   |  | 112      |
|      | AURANIC and ARLES (REARING         | 914                | ets 01 90f   | 1289   |          |
|      | estigrike in sisk                  | All to             | to the state | Danie Ell  |          |
|      | eristing are of terry 83.71.8      | 19 19              | 1a 0ES 901   | 1239   |          |
|      | Latery of the second second second | can is others      | ATOR 220st   | mgAn-I   |          |
|      | erlando ane séc l-                 | sale on Dinagao to | 1001 NOTE    | 4943   | 17       |
| 14 2 | LUTHY AMOSTAL PHILL                | H CERAMIC CI       | 110.0 9071   | ARAS -   |          |
|      | 2011                               | CERMIC             | tuf, 0 ROTE  | Agag I   | 8 1 5 7  |
|      | . 3                                | C) THAT DAM        | THOM NOTE    | ARA3   | g        |
|      | 1-12 ELCONA PRIE                   | 3111A833           | LqQVA HQTT   | A9A9   |          |
| M I  | SC SK 3. KENTIED                   | 10                 | I YAM AL I   | I SBCK   | 8 (3)    |
|      | MATER STATE                        | co TOBJO Va        | 1708-1000    | ASAD   | 18 1     |
|      | HURE ALIM VE - I                   |                    | TOR IK       | Team .   | S F      |
|      |                                    |                    | еме яют      | L RESI   | 2        |
|      |                                    |                    | NOT ROTA     | 1539   | 15       |
|      | Midtel Ostal                       |                    | BIOT THOM    | MATER STAN   |          |
|      |                                    |                    |              |  |          |
|      |                                    |                    |              |  |          |
|      |                                    |                    |              |  |          |
|      |                                    |                    |              |  |          |
|      |                                    |                    |              |  |          |
| 1    |                                    |                    |              |  |          |

### PARTS LIST

|      | DESCRIPTION 11-026        | DWG. REF.   | SOURCE         |   | SUPP<br>MFG |
|------|---------------------------|-------------|----------------|---|-------------|
| ITEM | RANG : 1 - 20 BESSINE     | - 2 2001 P1 | PRINTRONICS    |   | 572         |
| 1    | PC CARD                   | 26-0001 R1  |                | NS  | CD4         |
| 2    | IC 4511                   | IC2-4,6,7   | 11 11 11 11    | II .                                      | DM7         |
| 3    | IC 74LS00                 | IC18        | 1 10           | on a late                                 | 4M74        |
| 4    | IC 74C04                  | IC19        | I Aft          | n a la l | DM74        |
| 5    | IC 74LS13                 | IC12        | п              | II .                                      | SN74        |
| 6    | IC 74LS14                 | IC 13       | n              | II .                                      | DM7         |
| 7    | IC 74LS74                 | IC11        | 1 n n n n n    | 4.049                                     | DM7         |
| 8    | IC 74LS75                 | 105,9,10    | 11 11 11 11 11 | u u u                                     | DM7         |
| 9    | IC 74LS93                 | IC14        | n              | 1.039                                     | DM7         |
| 10   | IC74LS138                 | 108         | 2 n 2 graff    | u L                                       | DM7         |
| 11   | IC74LS154                 | IC 15-17    | AMTRON         | HP  | 508         |
| 12   | LED - SEVEN SEGMENT       | L2-46,7     | AMTRON         | u,  | HLM         |
| 13   | LED - HIGH EFFICIENCY     | L8-53       | AMTRON         | HP  | 508         |
| 14   | LED - OVERFLOW            | L5          | RIFA           | IRH                                       | GI          |
| 15   | RESISTOR 10 ohm           | R3-5        | II.            | н   |             |
| 16   | RESISTOR 150 ohm          | R6,7        | 11             | п   |             |
| 17   | RESISTOR 330 ohm          | R1,2,17,53  | ELCOMA         | PHILIPS                                   | 63          |
| 18   | CAPACITOR 220pf CERAMIC   | C3,14       | II.            | n .                                       | 63          |
| 19   | CAPACITOR 1000pf CERAMIC  | C8          | ELCOMA         | PHILIPS                                   | 62          |
| 20   | CAPACITOR O. Oluf CERAMIC | C13         | ICS            |   |             |
| 21   | CAPACITOR 0.1uf CERAMIC   | C2,6        | 103            |   |             |
| 22   | CAPACITOR 10uf TAG TANT   | C1,5        | ELCOMA         | PHILIPS                                   | 6           |
| 23   | CAPACITOR 470pf CERAMIC   | C10-12      | XENITEC        |   | I           |
| 24   | SOCKET 16 WAY DIL         | SK M, SK J. | AJF            | AMMIW                                     | T           |
| 25   | TOP 1000uf 6V FLECT       | C9          | RIFA           | IRH                                       | 1           |
| 26   | THE TOTAL THE             | R54 - 57    | - KITA         | 3 0 11                                    |             |
| 27   |                           | R8          |                | "   |             |
| 28   | TOTAL TOP 10V             | R58         | GEO BRO        | WN  | -           |
| 29   | OFF TO10                  |             | ULU DIO        |   |             |
| -    |                           |             |                | THE STATE OF                              |             |
|      |                           |             |                |   |             |
|      |                           |             |                |   |             |
|      |                           |             |                |   |             |

### PARTS LIST DIGITAL PANEL MAIN BOARD

|      | 11-045-                   | -0003       |              |               |                      |
|------|---------------------------|-------------|--------------|---------------|----------------------|
| ITEM | DESCRIPTION               | DWG. REF.   | SOURCE       | MAKE          | SUPPLIER<br>MFG REF. |
| 1    | P.C. BOARD                | 11-045-0003 | E.WILSON     | 05/208 38     |                      |
| 2    | 40 STR CONNECTOR          |             | AMPEC        | HIROSE        | 3E40P2.54            |
| 3 .  | 40 WAY RT ANGLE CONNECTOR | (3)=12      | n n          | 11            | 3E40P2.54            |
| 4    | 26 WAY STR CONNECTOR      |             | 100 m 1886   | 200           | 3E26P2.54            |
| 5    | IC 74LS74                 | IC 8,10     | ICS          | NS            | DM74LS74N            |
| 6    | IC 74390N                 | IC12        | A WILLIAMS   | TEXAS         | SN390N               |
| 7    | IC 74393N                 | IC13        | I market and | 10 (23) (3)   | SN393N               |
| 8    | IC 74LSOON                | IC3-6       | n            | NS            | DM74LSOON            |
| 9    | IC556N                    | IC11        | 11           | DE HAN DE     | LM556N               |
| 10   | IC 74LS14N                | IC1,2,7     | TOTAL        | MOTOROLA      | SN74LS14N            |
| 11   | CAPACITOR .01 CERAMIC     | C1,6,8,9    | ELCOMA       | PHILIPS       | 629-03103            |
| 12   | CAPACITOR 220pf CERAMIC   | C4,5        | и            | San of        | 630-03221            |
| 13   | CAPACITOR 10uf 35V TANT   | C7          | ICS          | DE LATED      | 12.                  |
| 14   | CAPACITOR .056            | C2,3        | 2010         | R8844 345     | First 4              |
| 15   | RESISTOR 330 ohms         | R1-8        | RIFA         | IRH           | GLP                  |
| 16   | RESISTOR 1K ohm           | R10,14      | And Aug.     | TIM NO.       | п                    |
| 17   | RESISTOR 47K ohm (4K7)    | R9,13       | aellio OSR   | 1855 S.11.108 | n                    |
| 18   | RESISTOR 100 ohm          | R11,12      | 330 office   | Unalista.     | ıı                   |
| 19   | RESISTOR 10K 5%           | R15-20      | 301          | 0121235       |                      |
|      |                           | - PAT       | 3112         | OTELEM.       |                      |
| MW.  | 2001                      | 0[,90]      | 916          | L 30010       | 18                   |
|      | 98 ( 200 )                |             |              | 10 S. (31)    | 65                   |
|      |                           |             |              |               |                      |
|      |                           |             |              |               |                      |
|      |                           |             |              |               |                      |
|      |                           |             |              |               |                      |
|      |                           |             |              |               |                      |
|      |                           |             |              |               |                      |
|      |                           |             |              |               |                      |
|      |                           |             |              |               |                      |
|      |                           |             |              |               |                      |
|      |                           |             |              |               |                      |
|      |                           |             | ,            |               |                      |
|      | <del></del>               |             |              |               |                      |
|      |                           |             |              |               |                      |
| 1    |                           |             | ,            | 4             |                      |

## PARTS LIST DIGITAL PANEL - CONTROL BOARD

11-044-0001

| TEM   | DESCRIPTION DESCRIPTION   | DWG. REF.   | SOURCE                                  | MAKE           | SUPPLI<br>MFG RE |
|-------|---------------------------|-------------|---|----------------|------------------|
| 1000  |                           | 11-044-0001 | E.WILSON                                | E.WILSON       | 60//8            |
| 1     | PC BOARD                  | 11-044-0001 | AMPEX                                   | HIROSE         | 3E26P2           |
| 2     | 40 WAY STR CONNECTOR      | S0-7        | C & K                                   | C & K          | 7213             |
| 3     | TOGGLE SWITCH             |             | n                                       | O S VALL SO    | 7101             |
| 4     | TOGGLE SWITCH             | S8 RV1,2    | IRH                                     | CTS            | integral         |
| 5     | POTENTIOMETER 5M LIN.     |             | п                                       | H MADELE NA    | BL559            |
| 6     | POTENTIOMETER 1T 10K LIN. | RV3         | ICS                                     | SOANAR         | VTP50            |
| 7     | TRIMPOT 500 ohms          | RV4         |   | W N 2 / UT A 2 |                  |
| 8     | IC 556                    | IC 7        | ICS                                     | TEXAS          | SN743            |
| 9     | IC 74390N                 | 103,4       | "                                       | NS             | DM74L            |
| 10    | IC 74LSOON                | 108,2       | A LOUIS NO.                             | dar"auna       |                  |
| 11    | IC 74LS02N                | IC9         | п                                       | II AND A       | DM741            |
| 12    | IC 74LS74N                | 105         | ıı ı                                    | 11             | DM741            |
| 13    | IC 74LSO4N                | IC1         | DEL 1860s                               | SSS            | SEL14            |
| 14    | IC 14555B CMOS            | 106         | ELCOMA                                  | PHILIPS        | 629-             |
| 15    | CAPACITOR .01 CERAMIC     | C1-4,6      | SOANAR                                  |                | 1 1              |
| 16    | CAPACITOR .047 POLY #10%  | C5,7        | RIFA                                    | IRH            | GLP              |
| 17    | RESISTOR 820 ohms         | R5          | III ·                                   | 11             | п                |
| 18    | RESISTOR 330 ohms         | R3          | i ii                                    | 11             | 3011             |
| 19    | RESISTOR 10K              | R1,2,6      |   | n n            |                  |
| 20    | RESISTOR 1K2              | R4          | ICS                                     | TEXAS          | IN               |
| 21    | DIODE IN 914              | D9,10       | HP                                      | . HP           | HLM              |
| 22    | LED - RED                 | 120-12      | nr                                      | PIRESE         | 1 3/2            |
| 2 4 L | SUCRET BY WIT URL         | : KIR MK 02 |   |                |                  |
|       | 1 RESISTUR 18             | 8   8/      |   |                |                  |
|       |                           | 98          | 1 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |                |                  |
|       | 1 STREET STREET           |             |   |                |                  |
|       |                           |             |   |                |                  |
|       |                           |             |   |                |                  |
|       |                           |             |   |                |                  |

## PARTS LIST DIGITAL PANEL - PATCH PANEL

11-05-0002

|      | 11-05-                         | 0002        |                                       |          |                      |
|------|--------------------------------|-------------|---------------------------------------|----------|----------------------|
| ITEM | DESCRIPTION                    | DWG. REF.   | SOURCE                                | MAKE     | SUPPLIER<br>MFG REF. |
| 1    | P.C. BOARD                     | 11-005-0002 | E.WILSON                              | E.WILSON |                      |
| 2    | LEGEND PANEL                   |             | Ph'TRONIC                             | S        |                      |
| -3   | EYELETS 2mm                    |             | R.H.J'SON                             | EYELETS  | 1132                 |
| ·4   | ZIF CONNECTOR W/6" RELEASE BAR |             | AMP                                   |          | 1-530801             |
| 5    | RESISTOR 1K                    | R1,2        | RIFA                                  | IRH      |                      |
| 6    | IC 7404N                       | IC1,2       |                                       |          |                      |
| 7    | IC 7400N                       | IC3,4       | ICS                                   | TEXAS    | D117400N             |
| 8    | IC 7410N                       | IC5,6       | n -                                   | NS       | DM7401N              |
|      |                                |             |                                       |          |                      |
|      |                                |             | # # # # # # # # # # # # # # # # # # # |          |                      |
| Y    |                                |             |                                       |          |                      |
| -    |                                | 1           |                                       |          |                      |
|      |                                |             |                                       |          |                      |
|      |                                |             | 100                                   |          |                      |
|      |                                |             |                                       |          |                      |
|      |                                |             |                                       |          | -                    |
|      |                                |             |                                       | -        | -                    |
| -    |                                | :           |                                       |          |                      |
| -    |                                |             |                                       |          |                      |
|      |                                |             |                                       | -        | -                    |
|      |                                |             |                                       | -        |                      |
|      |                                |             |                                       |          |                      |
|      |                                |             |                                       |          |                      |
|      |                                |             |                                       |          |                      |
|      |                                |             |                                       |          |                      |
|      |                                |             |                                       |          |                      |
|      |                                |             |                                       |          |                      |